


Zgradba mikrokrmilnika PIC18FXX20

Študijsko leto 2013/2014







Von Neumannova (Princetonska) arhitektura

podatki in ukazi so shranjeniv skupnem spominu

Harvardska arhitektura

- podatki in ukazi so v
 ločenih spominih
- omogoča različne dolžine instrukcijskih in podatkovnih besed

Izvedba ukazov v dveh korakih:

- Zajem instrukcije (fetching instruction)
- Izvedba instrukcije (executing instruction)

movlw 0x05

T0

Fetch

Executing Instruction

Instruction Cycles

Example Program

1 MAIN movlw 0x05
2 movwf REG1
3 rcall SUB1
4 addwf REG2

51 SUB1 movf PORTB,w
52 return
53 SUB2 movf PORTC,w
54 return

movwf REG1

Executing Instruction

movlw 0x05

Instruction Cycles

1	MAIN	movlw	0×05
2		movwf	REG1
3		rcall	SUB1
4		addwf	REG2

	,
ТО	T1
Fetch	Execute
	Fetch

51	SUB1	movf	PORTB, w
52		return	
53	SUB2	movf	PORTC, w
54		return	


rcall SUB1

Executing Instruction

movwf REG1

Instruction Cycles

1	MAIN	movlw	0x05
2		movwf	REG1
3		rcall	SUB1
1		addwf	DEC2



52	CIIB2	return	PORTC, w
54	SUBZ	return	PORIC, W

addwf REG2

Executing Instruction

rcall SUB1

Instruction Cycles

1	MAIN	movlw	0×05
2		movwf	REG1
3		rcall	SUB1
4		addwf	REG2

ТО	T1	T2	Т3
Fetch	Execute		
	Fetch	Execute	
	Fetch		Execute

51	SUB1	movf	PORTB, w
52		return	
53	SUB2	movf	PORTC, w
54		return	

movf PORTB, w

Executing Instruction


rcall SUB1

Instruction Cycles

- 1 MAIN movlw 0x05
- 2 movwf REG1
- 3 rcall SUB1
- 4 addwf REG2

51	SUB1	movf	PORTB, w
----	------	------	----------

- 52 return
- 53 SUB2 movf PORTC, w
- 54 return




Executing Instruction

return

movf PORTB, w

1	MAIN	movlw	0×05
2		movwf	REG1
3		rcall	SUB1
1		addwf	REG2

51	SUB1	movf	PORTB, w
52		return	1
53	SUB2	movf	PORTC, w
54		return	1




movf PORTC, w

Executing Instruction

return

1	MAIN	movlw	0x05
2		movwf	REG1
3		rcall	SUB1
4		addwf	REG2

51	SUB1	movf	PORTB, w
52		return	1
53	SUB2	movf	PORTC, w
54		return	1



Prefetched Instruction addwf REG2


Executing Instruction

return

Example Program


1 MAIN movlw 0x05
2 movwf REG1
3 rcall SUB1
4 addwf REG2

51 SUB1 movf PORTB,w
52 return
53 SUB2 movf PORTC,w
54 return





Long Word Instruction



8-bit Instruction on Typical 8-bit MCU

Example: Freescale 'Load Accumulator A':

- 2 Program Memory Locations
- 2 Instruction Cycles to Execute

ldaa #k

1	0	0	0	0	1	0	
k	k	k	k	k	k	k	k

- Limits Bandwidth
- Increases Memory Size Requirements

16-bit Instruction on PIC18 8-bit MCU


Example: 'Move Literal to Working Register'

- 1 Program Memory Location
- 1 Instruction Cycle to Execute

movlw k



- Separate busses allow different widths
- 2k x 16 is roughly equivalent to 4k x 8



- Register File Concept:
 All of data memory is part of the register file, so any location in data memory may be operated on directly
- All peripherals are mapped into data memory as a series of registers
- Orthogonal Instruction Set: ALL instructions can operate on ANY data memory location
 - The Long Word
 Instruction format
 allows a directly
 addressable register
 file

Byte Oriented Operations								
addwf	f,d,a	Add WREG and f						
addwfc	f,d,a	Add WREG and Carry bit to f						
andwf	f,d,a	AND WREG with f						
clrf	f,a	Clear f						
comf	f,d,a	Complement f						
cpfseq	f,a	Compare f with WREG, skip =						
cpfsgt	f,a	Compare f with WREG, skip >						
cpfslt	f,a	Compare f with WREG, skip <						
decf	f,d,a	Decrement f						
decfsz	f,d,a	Decrement f, Skip if 0						
dcfsnz	f,d,a	Decrement f, Skip if Not 0						
incf	f,d,a	Increment f						
incfsz	f,d,a	Increment f, Skip if 0						
infsnz	f,d,a	Increment f, Skip if Not 0						
iorwf	f,d,a	Inclusive OR WREG with f						
movf	f,d,a	Move f						
movff	f_s, f_d	Move f _s (src) to f _d (dst)						
movwf	f,a	Move WREG to f						
mulwf	f,a	Multiply WREG with f						


f,a	Negate f
f,d,a	Rotate Left f through Carry
f,d,a	Rotate Left f (No Carry)
f,d,a	Rotate Right f through Carry
f,d,a	Rotate Right f (No Carry)
f,a	Set f
f,d,a	Subtract f from WREG with borrow
f,d,a	Subtract WREG from f
f,d,a	Subtract WREG from f with borrow
f,d,a	Swap nibbles in f
f,a	Test f, skip if 0
f,d,a	Exclusive OR WREG with f
	f,d,a f,d,a f,d,a f,d,a f,d,a f,d,a f,d,a f,d,a f,d,a

bcf f,b,a Bit Clear f bsf f,b,a Bit Set f btfsc f,b,a Bit Test f, Skip if Clear btfss f,b,a Bit Test f, Skip if Set	Bit Oriented Operations								
btfsc f,b,a Bit Test f, Skip if Clear	bcf	f,b,a	Bit Clear f						
The state of the s	bsf	f,b,a	Bit Set f						
btfss f,b,a Bit Test f, Skip if Set	btfsc	f,b,a	Bit Test f, Skip if Clear						
	btfss	f,b,a	Bit Test f, Skip if Set						
btg f,b,a Bit Toggle f	btg	f,b,a	Bit Toggle f						
	1								


		Control Operations
bc	n	Branch if Carry
bn	n	Branch if Negative
bnc	n	Branch if Not Carry
bnn	n	Branch if Not Negative
bnov	n	Branch if Not Overflow
bnz	n	Branch if Not Zero
bov	n	Branch if Overflow
bra	n	Branch Always
bz	n	Branch if Zero
call	n,s	Call subroutine
clrwdt		Clear Watchdog Timer
daw		Decimal Adjust WREG
goto	n	Go to address
nop		No Operation
pop		Pop top of return stack (TOS)
push		Push top of return stack (TOS)
rcall	n	Relative Call
reset		Software device RESET
retfie	S	Return from interrupt
return	S	Return from subroutine
sleep		Go into standby mode

Literal Operations								
addlw	k	Add literal and WREG						
andlw	k	AND literal with WREG						
iorlw	k	Inclusive OR literal with WREG						
lfsr	f,k	Move 12-bit literal to FSR						
movlb	k	Move literal to BSR<3:0>						
movlw	k	Move literal to WREG						
mullw	k	Multiply literal with WREG						
retlw	k	Return with literal in WREG						
sublw	k	Subtract WREG from literal						
xorlw	k	Exclusive OR literal with WREG						


Data Memory ⇔ Program Memory Operations								
tblrd*	Table Read							
tblrd*+	Table Read with post-increment							
tblrd*-	Table Read with post-decrement							
tblrd+*	Table Read with pre-increment							
tblwt*	Table Write							
tblwt*+	Table Write with post-increment							
tblwt*-	Table Write with post-decrement							
tblwt+*	Table Write with pre-increment							




Bit Oriented Operations



Literal and Control Operations




Byte to Byte Move Operations (2 Words)



Destination Register Address


Call and Goto Operations (2 Words)



CALL 0×1125

Subroutine Address


Interpreter:





Data Memory Organization

- Data Memory up to 4 Kbytes
- Divided into 256 byte banks
- Half of bank 0 and half of bank 15 form a virtual bank that is accessible no matter which bank is selected



SFR registri

Address	Name	Address	Name	Address	Name	Address	Name
FFFh	TOSU	FDFh	INDF2 ⁽³⁾	FBFh	CCPR1H	F9Fh	IPR1
FFEh	TOSH	FDEh	POSTINC2 ⁽³⁾	FBEh	CCPR1L	F9Eh	PIR1
FFDh	TOSL	FDDh	POSTDEC2 ⁽³⁾	FBDh	CCP1CON	F9Dh	PIE1
FFCh	STKPTR	FDCh	PREINC2 ⁽³⁾	FBCh	CCPR2H	F9Ch	_
FFBh	PCLATU	FDBh	PLUSW2 ⁽³⁾	FBBh	CCPR2L	F9Bh	_
FFAh	PCLATH	FDAh	FSR2H	FBAh	CCP2CON	F9Ah	_
FF9h	PCL	FD9h	FSR2L	FB9h	_	F99h	_
FF8h	TBLPTRU	FD8h	STATUS	FB8h	_	F98h	_
FF7h	TBLPTRH	FD7h	TMR0H	FB7h	_	F97h	_
FF6h	TBLPTRL	FD6h	TMR0L	FB6h	_	F96h	TRISE ⁽²⁾
FF5h	TABLAT	FD5h	T0CON	FB5h	_	F95h	TRISD ⁽²⁾
FF4h	PRODH	FD4h		FB4h	_	F94h	TRISC
FF3h	PRODL	FD3h	OSCCON	FB3h	TMR3H	F93h	TRISB
FF2h	INTCON	FD2h	LVDCON	FB2h	TMR3L	F92h	TRISA
FF1h	INTCON2	FD1h	WDTCON	FB1h	T3CON	F91h	_
FF0h	INTCON3	FD0h	RCON	FB0h	_	F90h	_
FEFh	INDF0 ⁽³⁾	FCFh	TMR1H	FAFh	SPBRG	F8Fh	_
FEEh	POSTINC0 ⁽³⁾	FCEh	TMR1L	FAEh	RCREG	F8Eh	_
FEDh	POSTDEC0(3)	FCDh	T1CON	FADh	TXREG	F8Dh	LATE ⁽²⁾
FECh	PREINCO ⁽³⁾	FCCh	TMR2	FACh	TXSTA	F8Ch	LATD ⁽²⁾
FEBh	PLUSW0 ⁽³⁾	FCBh	PR2	FABh	RCSTA	F8Bh	LATC
FEAh	FSR0H	FCAh	T2CON	FAAh	_	F8Ah	LATB
FE9h	FSR0L	FC9h	SSPBUF	FA9h	EEADR	F89h	LATA
FE8h	WREG	FC8h	SSPADD	FA8h	EEDATA	F88h	_
FE7h	INDF1 ⁽³⁾	FC7h	SSPSTAT	FA7h	EECON2	F87h	_
FE6h	POSTINC1 ⁽³⁾	FC6h	SSPCON1	FA6h	EECON1	F86h	_
FE5h	POSTDEC1(3)	FC5h	SSPCON2	FA5h	_	F85h	_
FE4h	PREINC1 ⁽³⁾	FC4h	ADRESH	FA4h	_	F84h	PORTE ⁽²⁾
FE3h	PLUSW1 ⁽³⁾	FC3h	ADRESL	FA3h	_	F83h	PORTD ⁽²⁾
FE2h	FSR1H	FC2h	ADCON0	FA2h	IPR2	F82h	PORTC
FE1h	FSR1L	FC1h	ADCON1	FA1h	PIR2	F81h	PORTB
FE0h	BSR	FC0h	_	FA0h	PIE2	F80h	PORTA

Note 1: Unimplemented registers are read as '0'.

2: This register is not available on PIC18F2X2 devices.

3: This is not a physical register.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Details on page:
TOSU	_	0 0000	37							
TOSH	Top-of-Stack High Byte (TOS<15:8>)									37
TOSL	Top-of-Stack Low Byte (TOS<7:0>)									37
STKPTR	STKFUL	STKUNF	_	Return Stack	(Pointer				00-0 0000	38
PCLATU	_	_	_	Holding Reg	ister for PC<2	20:16>			0 0000	39
PCLATH	Holding Reg	gister for PC<	15:8>						0000 0000	39
PCL	PC Low Byt	e (PC<7:0>)							0000 0000	39
TBLPTRU	_	_	bit21 ⁽²⁾	Program Me	mory Table P	ointer Upper	Byte (TBLP1	R<20:16>)	00 0000	58
TBLPTRH	Program Me	emory Table F	ointer High 6	Byte (TBLPTF	R<15:8>)				0000 0000	58
TBLPTRL	Program Me	emory Table P	ointer Low E	yte (TBLPTR	<7:0>)				0000 0000	58
TABLAT	Program Me	emory Table L	atch						0000 0000	58
PRODH	Product Reg	gister High By	te						xxxx xxxx	71
PRODL	Product Reg	gister Low Byt	e						xxxx xxxx	71
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INTOIE	RBIE	TMR0IF	INT0IF	RBIF	0000 000x	75
INTCON2	RBPU	INTEDG0	INTEDG1	INTEDG2	_	TMR0IP	_	RBIP	1111 -1-1	76
INTCON3	INT2IP	INT1IP	_	INT2IE	INT1IE	_	INT2IF	INT1IF	11-0 0-00	77
INDF0	Uses conter	ts of FSR0 to	address data	memory - val	ue of FSR0 no	ot changed (no	ot a physical i	egister)	n/a	50
POSTINC0	Uses contents of FSR0 to address data memory - value of FSR0 post-incremented (not a physical register									50
POSTDEC0	Uses conten	ts of FSR0 to	address data	memory - valu	ie of FSR0 po	st-decrement	ed (not a phys	sical register)	n/a	50
PREINC0	Uses contents of FSR0 to address data memory - value of FSR0 pre-incremented (not a physical register)								n/a	50
PLUSW0	Uses contents of FSR0 to address data memory - value of FSR0 (not a physical register). Offset by value in WREG.								n/a	50
FSR0H	-	-	-	_	Indirect Data	Memory Add	dress Pointer	0 High Byte	0000	50
FSR0L	Indirect Dat	a Memory Ad	dress Pointe	r 0 Low Byte					xxxx xxxx	50
WREG	Working Re	gister							xxxx xxxx	n/a
INDF1	Uses conter	nts of FSR1 to	address da	ta memory - v	alue of FSR1	not changed	l (not a physi	cal register)	n/a	50
POSTINC1	Uses conter	its of FSR1 to	address data	memory - val	ue of FSR1 po	st-incremente	ed (not a phys	sical register)	n/a	50
POSTDEC1	Uses conten	ts of FSR1 to	address data	memory - valu	ie of FSR1 po	st-decremente	ed (not a phys	sical register)	n/a	50
PREINC1	Uses conter	ts of FSR1 to	address data	memory - val	ue of FSR1 pr	e-incremente	d (not a physi	cal register)	n/a	50
PLUSW1		nts of FSR1 to lue in WREG.	address da	ta memory - v	alue of FSR1	(not a physic	cal register).		n/a	50
FSR1H	-	_	-	_	Indirect Data	Memory Add	dress Pointer	1 High Byte	0000	50
FSR1L	Indirect Dat	a Memory Ad	dress Pointe	r 1 Low Byte					xxxx xxxx	50
BSR	_	-	_	_	Bank Select	Register			0000	49
INDF2	Uses conter	nts of FSR2 to	address da	ta memory - v	alue of FSR2	not changed	l (not a physi	cal register)	n/a	50
POSTINC2	Uses conter	ts of FSR2 to	address data	memory - val	ue of FSR2 po	st-incremente	ed (not a phys	sical register)	n/a	50
POSTDEC2	Uses conten	ts of FSR2 to	address data	memory - valu	ie of FSR2 po	st-decremente	ed (not a phys	sical register)	n/a	50
PREINC2	Uses conter	ts of FSR2 to	address data	memory - val	ue of FSR2 pr	e-incremente	d (not a physi	cal register)	n/a	50
PLUSW2		nts of FSR2 to lue in WREG.	address da	ta memory - v	alue of FSR2	! (not a physic	cal register).		n/a	50
FSR2H	_		_	_	Indirect Data	Memory Add	ress Pointer	2 High Byte	0000	50
FSR2L	Indirect Dat	a Memory Ad	dress Pointe	r 2 Low Byte					xxxx xxxx	50
STATUS	_	_	_	N	OV	Z	DC	С	x xxxx	52
TMR0H	Timer0 Reg	ister High Byt	е						0000 0000	105
TMR0L	Timer0 Reg	ister Low Byte	9						xxxx xxxx	105
T0CON	TMR0ON	T08BIT	T0CS	T0SE	PSA	T0PS2	T0PS1	T0PS0	1111 1111	103

- Legend: x = unknown, u = unchanged, = unimplemented, q = value depends on condition
- Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.
 - 2: Bit 21 of the TBLPTRU allows access to the device configuration bits.
 - 3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Valu POR,		Details on page:
OSCCON	_	_	_	_	_	_	_	SCS		0	21
LVDCON	_	_	IRVST	LVDEN	LVDL3	LVDL2	LVDL1	LVDL0	00	0101	191
WDTCON	1	_	-	1	-	-	1	SWDTE		0	203
RCON	IPEN	_	_	RI	TO	PD	POR	BOR	01	11qq	53, 28, 84
TMR1H	Timer1 Reg	ister High Byt	e						xxxx	xxxx	107
TMR1L	Timer1 Reg	ister Low Byte	e						xxxx	xxxx	107
T1CON	RD16	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	0-00	0000	107
TMR2	Timer2 Reg	ister							0000	0000	111
PR2	Timer2 Peri	od Register							1111	1111	112
T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	111
SSPBUF	SSP Receiv	e Buffer/Tran	smit Register						xxxx	xxxx	125
SSPADD	SSP Addres	ss Register in	I ² C Slave m	ode. SSP Bau	ıd Rate Reloa	ad Register in	I ² C Master	mode.	0000	0000	134
SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000	0000	126
SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	127
SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000	0000	137
ADRESH	A/D Result I	Register High	Byte						xxxx	xxxx	187,188
ADRESL	A/D Result I	Register Low	Byte						xxxx	xxxx	187,188
ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	_	ADON	0000	00-0	181
ADCON1	ADFM	ADCS2	_	_	PCFG3	PCFG2	PCFG1	PCFG0	00	0000	182
CCPR1H	Capture/Co	mpare/PWM I	Register1 Hig	jh Byte					xxxx	xxxx	121, 123
CCPR1L	Capture/Co	mpare/PWM f	Register1 Lo	w Byte					xxxx	xxxx	121, 123
CCP1CON	-	_	DC1B1	DC1B0	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	117
CCPR2H	Capture/Co	mpare/PWM f	Register2 Hig	jh Byte					xxxx	xxxx	121, 123
CCPR2L	Capture/Co	mpare/PWM f	Register2 Lov	w Byte					xxxx	xxxx	121, 123
CCP2CON	-		DC2B1	DC2B0	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	117
TMR3H	Timer3 Reg	ister High Byt	e						xxxx	xxxx	113
TMR3L	Timer3 Reg	ister Low Byte	Э						xxxx	xxxx	113
T3CON	RD16	T3CCP2	T3CKPS1	T3CKPS0	T3CCP1	T3SYNC	TMR3CS	TMR3ON	0000	0000	113
SPBRG	USART1 Ba	aud Rate Gen	erator						0000	0000	168
RCREG	USART1 Re	eceive Registe	er						0000	0000	175, 178, 180
TXREG	USART1 Tra	ansmit Regist	ter						0000	0000	173, 176, 179
TXSTA	CSRC	TX9	TXEN	SYNC	-	BRGH	TRMT	TX9D	0000	-010	166
RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000	000x	167
EEADR	Data EEPR	OM Address I	Register						0000	0000	65, 69
EEDATA	Data EEPR	OM Data Reg	ister						0000	0000	69
EECON2	Data EEPR	OM Control R	egister 2 (no	t a physical re	egister)						65, 69
EECON1	EEPGD	CFGS	_	FREE	WRERR	WREN	WR	RD	xx-0	x000	66
		u = unchange ciated bits are						d read '0' in a	ll other	Oscilla	tor modes.

- Bit 21 of the TBLPTRU allows access to the device configuration bits.
 These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.

File Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value POR, E		Details on page:
IPR2	_	_	_	EEIP	BCLIP	LVDIP	TMR3IP	CCP2IP	1	1111	83
PIR2	_	-	-	EEIF	BCLIF	LVDIF	TMR3IF	CCP2IF	0 (0000	79
PIE2	_	_	_	EEIE	BCLIE	LVDIE	TMR3IE	CCP2IE	0 (0000	81
IPR1	PSPIP ⁽³⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	1111 3	1111	82
PIR1	PSPIF ⁽³⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	78
PIE1	PSPIE ⁽³⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	80
TRISE ⁽³⁾	IBF	OBF	IBOV	PSPMODE	_	Data Directio	on bits for PC	RTE	0000 -	-111	98
TRISD(3)	Data Directi	on Control Re	egister for PC	RTD					1111 3	1111	96
TRISC	Data Direction Control Register for PORTC										93
TRISB	Data Directi	on Control Re	egister for PC	RTB					1111 3	1111	90
TRISA		TRISA6(1)	Data Directi	on Control Re	gister for PO	RTA			-111	1111	87
LATE ⁽³⁾	_	_	_	_	_	Read PORT Write PORT		,		-xxx	99
LATD ⁽³⁾	Read PORT	D Data Latch	, Write POR	ΓD Data Latcl	1				xxxx x	cxxx	95
LATC	Read PORT	C Data Latch	, Write POR	ΓC Data Latch	า				xxxx x	cxxx	93
LATB	Read PORT	B Data Latch	, Write POR	ΓΒ Data Latch	1				xxxx x	сххх	90
LATA	_	LATA6 ⁽¹⁾	Read PORT	A Data Latch	, Write PORT	A Data Latch ⁽	(1)		-xxx x	cxxx	87
PORTE ⁽³⁾	Read PORT	E pins, Write	PORTE Data	a Latch						-000	99
PORTD ⁽³⁾	Read PORT	D pins, Write	PORTD Dat	a Latch					xxxx x	cxxx	95
PORTC	Read PORT	C pins, Write	PORTC Dat	a Latch					xxxx x	cxxx	93
PORTB	Read PORT	B pins, Write	PORTB Data	a Latch	•		•		xxxx x	cxxx	90
PORTA	_	RA6 ⁽¹⁾	Read PORT	A pins, Write	PORTA Data	Latch ⁽¹⁾			-x0x (0000	87

Legend: x = unknown, u = unchanged, - = unimplemented, q = value depends on condition

Note 1: RA6 and associated bits are configured as port pins in RCIO and ECIO Oscillator mode only and read '0' in all other Oscillator modes.

2: Bit 21 of the TBLPTRU allows access to the device configuration bits.

3: These registers and bits are reserved on the PIC18F2X2 devices; always maintain these clear.



PIC18 Addressing Modes

Data Memory Access:

Mode	Example Syntax
Direct	clrf <reg>, <dst></dst></reg>
Indirect	clrf INDFn, <dst></dst>
Auto Pre-Increment Indirect	movff PREINCn, <dst></dst>
Auto Post- Increment Indirect	movff POSTINCn, <dst></dst>
Auto Post- Decrement Indirect	movff POSTDECn, <dst></dst>
Index Indirect	movff PLUSWn, <dst></dst>
Immediate (Literal)	movlw <const></const>



Register Direct Addressing


'a' Bit from Instruction


BSR 4 bits from BSR Register "f" Operand 8 bits Encoded in Instruction 12-bit Effective Address (Use this when coding)



0 0 0 0


0 0 0 0 0 0 0








Register Direct Addressing: Example




© 2008 Microchip Technology Incorporated. All Rights Reserved.



Register Indirect Addressing




Posredno naslavljanje z uporabo FSR in INDF registrov



Slika 4.7: Posredno naslavljanje

Posredno naslavljanje z uporabo FSR in INDF registrov



Note 1: For register file map detail, see Table 4-1.

Vloga FSR registra pri posrednem naslavljanju.

Primer uporabe posrednega naslavljanja:

LFSR FSR0, 0x100; Naloži register

NEXT CLRF POSTINC0 ; Briši INDF in povečaj števec za 1

BTFSS FSR0H, 1 ; Ali je na strani 1 (Bank1) vse zbrisano?

GOTO NEXT ; Ne, briši naslednjo lokacijo

CONTINUE ; Da, nadaljuj



Register Indirect Addressing

- Several additional indirect addressing modes have been added to the PIC18:
 - Indirect no change in FSRn
 - Auto Post-Decrement FSRn (FSRn--)
 - Auto Post-Increment FSRn (FSRn++)
 - Auto Pre-Increment FSRn (++FSRn)
 - Index Indirect (Address = FSRn + W)



Register Indirect Addressing

These modes are invoked by using special non-physical registers:

Indirect – no change: INDFn

– Auto Post-Decrement: POSTDECn

Auto Post-Increment: POSTINCn


Auto Pre-Increment: PREINCn

Index Indirect/Offset: PLUSWn



Register Indirect Addressing: Example 1

Example: Clear all RAM locations from 120h to 17Fh



FSR0 Decimal Value:

180

lfsr 0,0x120


LOOP clrf POSTINCO

btfss FSR0L,7

goto LOOP

<next instruction>

Register File



1111111

FSR0H

FSR₀L



Register Indirect Addressing: Example 2

Example: "Spaghetti" Addressing (Don't try this at home!)



FSR0 Decimal Value:

129

lfsr	0,0x128
------	---------

clrf INDF0

bsf POSTDEC0,0

clrf POSTINCO

clrf PREINCO

movlw 0x02

clrf PLUSW0

Register File

FF	126h
FF	127h
FF	128h
FF	129h
FF	12Ah
FF	12Bh
FF	12Ch
FF	12Dh
FF	12Eh


FF	FE9h
FF	FEAI
PLUSW0	FEBI
PREINC0	FECI
POSTDEC0	FEDI
POSTINC0	FEE
INIDEO	FFF

FSR0H FSR0L




Program Memory Organization

 One, contiguous linear program memory space up to 2 MB (1M Word)



31 Level Stack





Program Memory is Byte Addressable

- Low byte has even address, high byte has odd address
- Addresses of instructions are always even

High Byte Address	16-bit Program Memory Word Address Low Byte Address
0x000001	000000x0000000000000000000000000000000
0x000003	0 0 0 0 0 0 0 0 0 0 0 0 0x000002
0x000005	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x000007	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x000009	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x00000B	0 0 0 0 0 0 0 0 0 0 0 0 0x00000A
0x00000D	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0x00000F	00000000000000000000000000000000000000

Statusni register

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	_	_	N	OV	Z	DC	O
bit 7							bit 0

bit 7-5 Unimplemented: Read as '0'

bit 4 N: Negative bit

This bit is used for signed arithmetic (2's complement). It indicates whether the result was negative (ALU MSB = 1).

- 1 = Result was negative
- 0 = Result was positive
- bit 3 **OV:** Overflow bit

This bit is used for signed arithmetic (2's complement). It indicates an overflow of the 7-bit magnitude, which causes the sign bit (bit7) to change state.

- 1 = Overflow occurred for signed arithmetic (in this arithmetic operation)
- 0 = No overflow occurred
- bit 2 Z: Zero bit
 - 1 = The result of an arithmetic or logic operation is zero
 - 0 = The result of an arithmetic or logic operation is not zero
- bit 1 DC: Digit carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the 4th low order bit of the result occurred
- 0 = No carry-out from the 4th low order bit of the result

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the bit 4 or bit 3 of the source register.

bit 0 C: Carry/borrow bit

For ADDWF, ADDLW, SUBLW, and SUBWF instructions

- 1 = A carry-out from the Most Significant bit of the result occurred
- 0 = No carry-out from the Most Significant bit of the result occurred

Note: For borrow, the polarity is reversed. A subtraction is executed by adding the two's complement of the second operand. For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented	bit, read as '0'
- n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Statusni register

X	X	Х	N	OV	Z	DC	С
---	---	---	---	----	---	----	---

N - Negative

OV - Overflow bit

Z – Zero bit

DC - Digit Carry

C – Carry bit

Field	Description
a	RAM access bit a = 0: RAM location in Access RAM (BSR register is ignored) a = 1: RAM bank is specified by BSR register
bbb	Bit address within an 8-bit file register (0 to 7)
BSR	Bank Select Register. Used to select the current RAM bank.
đ	Destination select bit; d = 0: store result in WREG, d = 1: store result in file register f.
dest	Destination either the WREG register or the specified register file location
f	8-bit Register file address (0x00 to 0xFF)
fs	12-bit Register file address (0x000 to 0xFFF). This is the source address.
fd	12-bit Register file address (0x000 to 0xFFF). This is the destination address.
k	Literal field, constant data or label (may be either an 8-bit, 12-bit or a 20-bit value)
label	Label name
mm	The mode of the TBLPTR register for the Table Read and Table Write instructions. Only used with Table Read and Table Write instructions:
*	No Change to register (such as TBLPTR with Table reads and writes)
*+	Post-Increment register (such as TBLPTR with Table reads and writes)
* _	Post-Decrement register (such as TBLPTR with Table reads and writes)
+*	Pre-Increment register (such as TBLPTR with Table reads and writes)
n	The relative address (2's complement number) for relative branch instructions, or the direct address for Call/Branch and Return instructions
PRODH	Product of Multiply high byte
PRODL	Product of Multiply low byte
S	Fast Call/Return mode select bit. s = 0: do not update into/from shadow registers s = 1: certain registers loaded into/from shadow registers (Fast mode)
u	Unused or Unchanged
WREG	Working register (accumulator)
х	Don't care (0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
TBLPTR	21-bit Table Pointer (points to a Program Memory location)
TABLAT	8-bit Table Latch
TOS	Top-of-Stack
PC	Program Counter
PCL	Program Counter Low Byte
PCH	Program Counter High Byte
PCLATH	Program Counter High Byte Latch
PCLATU	Program Counter Upper Byte Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer
TO	Time-out bit
PD	Power-down bit
C, DC, Z, OV, N	ALU status bits Carry, Digit Carry, Zero, Overflow, Negative
[]	Optional
()	Contents
→ ·	Assigned to
< >	Register bit field
€	In the set of

italics

User defined term (font is courier)

Byte-oriented file register operations	Example Instruction
15	ADDWF MYREG, W, B
d = 0 for result destination to be WHEG regist d = 1 for result destination to be file register (f a = 0 to force Access Bank a = 1 for BSR to select bank f = 8-bit file register address	
Byte to Byte move operations (2-word)	
15 12 11 0	
OPCODE f (Source FILE #)	MOVFF MYREG1, MYREG2
15 12 11 0 1111 f (Destination FILE #)	
, , ,	
f = 12-bit file register address	
Bit-oriented file register operations	
15 12 11 9 8 7 0	DOE MYDEO 1:4 D
OPCODE b (BIT #) a f (FILE #)	BSF MYREG, bit, B
b = 3-bit position of bit in file register (f) a = 0 to force Access Bank	
a = 1 for BSR to select bank	
f = 8-bit file register address	
Literal operations	
15 8 7 0	
OPCODE k (literal)	MOVLW 0x7F
k = 8-bit immediate value	
Control operations	
CALL, GOTO and Branch operations	
15 8 7 0	
OPCODE n<7:0> (literal)	GOTO Label
15 12 11 0	
1111 n<19:8> (literal)	
n = 20-bit immediate value	
15 8 7 0	
OPCODE S n<7:0> (literal)	CALL MYFUNC
15 12 11 0	
n<19:8> (literal)	
S = Fast bit	
15 11 10 0	
OPCODE n<10:0> (literal)	BRA MYFUNC
, , ,	
15 8 7 0	DO MAYELINO
OPCODE n<7:0> (literal)	BC MYFUNC

Mnemo	onic,	Description	Constan	16-	Bit Instr	uction W	ord/	Status	Notes
Operands Description		Cycles	MSb			LSb	Affected	Notes	
BYTE-ORII	ENTED F	ILE REGISTER OPERATIONS	<u> </u>						•
ADDWF	f, d, a	Add WREG and f	1	0010	01da0	ffff	ffff	C, DC, Z, OV, N	1, 2
ADDWFC	f, d, a	Add WREG and Carry bit to f	1	0010	0da	ffff	ffff	C, DC, Z, OV, N	1, 2
ANDWF	f, d, a	AND WREG with f	1	0001	01da	ffff	ffff	Z, N	1,2
CLRF	f, a	Clear f	1	0110	101a	ffff	ffff	Z	2
COMF	f, d, a	Complement f	1	0001	11da	ffff	ffff	Z, N	1, 2
CPFSEQ	f, a	Compare f with WREG, skip =	1 (2 or 3)	0110	001a	ffff	ffff	None	4
CPFSGT	f, a	Compare f with WREG, skip >	1 (2 or 3)	0110	010a	ffff	ffff	None	4
CPFSLT	f, a	Compare f with WREG, skip <	1 (2 or 3)	0110	000a	ffff	ffff	None	1, 2
DECF	f. d. a	Decrement f	1 ` ′	0000	01da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
DECFSZ	f, d, a	Decrement f, Skip if 0	1 (2 or 3)	0010	11da	ffff	ffff	None	1, 2, 3, 4
DCFSNZ	f, d, a	Decrement f, Skip if Not 0	1 (2 or 3)	0100	11da	ffff	ffff	None	1, 2
INCF	f. d. a	Increment f	1	0010	10da	ffff	ffff	C, DC, Z, OV, N	1, 2, 3, 4
INCFSZ	f, d, a	Increment f, Skip if 0	1 (2 or 3)	0011	11da	ffff	ffff	None	4
INFSNZ	f, d, a	Increment f, Skip if Not 0	1 (2 or 3)	0100	10da	ffff	ffff	None	1, 2
IORWF	f, d, a	Inclusive OR WREG with f	1	0001	00da	ffff	ffff	Z, N	1, 2
MOVF	f, d, a	Move f	1	0101	00da 00da	ffff	ffff	Z, N	1, 2
MOVF	, ,	Move f _s (source) to 1st word	2			ffff	ffff	Z, N None	'
MOVEE	f_s , f_d	f _d (destination) 2nd word		1100	ffff		ffff	None	
MOVAME				1111	ffff	ffff		N	
MOVWF	f, a	Move WREG to f	1	0110	111a	ffff	ffff	None	
MULWF	f, a	Multiply WREG with f	1	0000	001a	ffff	ffff	None	
NEGF	f, a	Negate f]	0110	110a	ffff	ffff	C, DC, Z, OV, N	1, 2
RLCF	f, d, a	Rotate Left f through Carry	1	0011	01da	ffff	ffff	C, Z, N	
RLNCF	f, d, a	Rotate Left f (No Carry)	1	0100	01da	ffff	ffff	Z, N	1, 2
RRCF	f, d, a	Rotate Right f through Carry	1	0011	00da	ffff	ffff	C, Z, N	
RRNCF	f, d, a	Rotate Right f (No Carry)	1	0100	00da	ffff	ffff	Z, N	
SETF	f, a	Set f	1	0110	100a	ffff	ffff	None	
SUBFWB	f, d, a	Subtract f from WREG with borrow	1	0101	01da	ffff	ffff	C, DC, Z, OV, N	1, 2
SUBWF	f, d, a	Subtract WREG from f	1	0101	11da	ffff	ffff	C, DC, Z, OV, N	
SUBWFB	f, d, a	Subtract WREG from f with	1	0101	10da	ffff	ffff	C, DC, Z, OV, N	1, 2
OODWID	ι, α, α	borrow	'	0101	Ioda	LLLL	LILL	0, 00, 2, 00, 10	1, 2
SWAPF	f. d. a	Swap nibbles in f	1	0011	10da	ffff	ffff	None	4
TSTFSZ	f. a	Test f. skip if 0	1 (2 or 3)	0110		ffff	ffff	None	1, 2
	,	, I	, ,		011a				1, 2
XORWF	f, d, a	Exclusive OR WREG with f	1	0001	10da	ffff	ffff	Z, N	
		E REGISTER OPERATIONS						1	
BCF	f, b, a	Bit Clear f	1	1001	bbba	ffff	ffff	None	1, 2
BSF	f, b, a	Bit Set f	1	1000	bbba	ffff	ffff	None	1, 2
BTFSC	f, b, a	Bit Test f, Skip if Clear	1 (2 or 3)	1011	bbba	ffff	ffff	None	3, 4
BTFSS	f, b, a	Bit Test f, Skip if Set	1 (2 or 3)	1010	bbba	ffff	ffff	None	3, 4
BTG	f, d, a	Bit Toggle f	1	0111	bbba	ffff	ffff	None	1. 2

Mnemo			16-	Bit Instr	uction W	Status	Notes		
Operands		Description	Cycles	MSb			LSb	Affected	Notes
CONTROL	OPERA	TIONS							
ВС	n	Branch if Carry	1 (2)	1110	0010	nnnn	nnnn	None	
BN	n	Branch if Negative	1 (2)	1110	0110	nnnn	nnnn	None	
BNC	n	Branch if Not Carry	1 (2)	1110	0011	nnnn	nnnn	None	
BNN	n	Branch if Not Negative	1 (2)	1110	0111	nnnn	nnnn	None	
BNOV	n	Branch if Not Overflow	1 (2)	1110	0101	nnnn	nnnn	None	
BNZ	n	Branch if Not Zero	2	1110	0001	nnnn	nnnn	None	
BOV	n	Branch if Overflow	1 (2)	1110	0100	nnnn	nnnn	None	
BRA	n	Branch Unconditionally	1 (2)	1101	0nnn	nnnn	nnnn	None	
BZ	n	Branch if Zero	1 (2)	1110	0000	nnnn	nnnn	None	
CALL	n, s	Call subroutine1st word	2	1110	110s	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO, PD	
DAW	_	Decimal Adjust WREG	1	0000	0000	0000	0111	С	
GOTO	n	Go to address1st word	2	1110	1111	kkkk	kkkk	None	
		2nd word		1111	kkkk	kkkk	kkkk		
NOP	_	No Operation	1	0000	0000	0000	0000	None	
NOP	_	No Operation	1	1111	XXXX	XXXX	XXXX	None	4
POP	_	Pop top of return stack (TOS)	1	0000	0000	0000	0110	None	
PUSH	_	Push top of return stack (TOS)	1	0000	0000	0000	0101	None	
RCALL	n	Relative Call	2	1101	1nnn	nnnn	nnnn	None	
RESET		Software device RESET	1	0000	0000	1111	1111	All	
RETFIE	s	Return from interrupt enable	2	0000	0000	0001	000s	GIE/GIEH, PEIE/GIEL	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
RETURN	S	Return from Subroutine	2	0000	0000	0001	001s	None	
SLEEP	_	Go into Standby mode	1	0000	0000	0000	0011	TO, PD	

Mnemo	onic,	Description	Cycles	16-Bit Instruction Word				Status	Notes
Operands		Description	Cycles	MSb			LSb	Affected	Notes
LITERAL C	PERAT	IONS							
ADDLW	k	Add literal and WREG	1	0000	1111	kkkk	kkkk	C, DC, Z, OV, N	
ANDLW	k	AND literal with WREG	1	0000	1011	kkkk	kkkk	Z, N	
IORLW	k	Inclusive OR literal with WREG	1	0000	1001	kkkk	kkkk	Z, N	
LFSR	f, k	Move literal (12-bit) 2nd word	2	1110	1110	OOff	kkkk	None	
		to FSRx 1st word		1111	0000	kkkk	kkkk		
MOVLB	k	Move literal to BSR<3:0>	1	0000	0001	0000	kkkk	None	
MOVLW	k	Move literal to WREG	1	0000	1110	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	0000	1101	kkkk	kkkk	None	
RETLW	k	Return with literal in WREG	2	0000	1100	kkkk	kkkk	None	
SUBLW	k	Subtract WREG from literal	1	0000	1000	kkkk	kkkk	C, DC, Z, OV, N	
XORLW	k	Exclusive OR literal with WREG	1	0000	1010	kkkk	kkkk	Z, N	
DATA MEN	IORY ↔	PROGRAM MEMORY OPERATION	S						
TBLRD*		Table Read	2	0000	0000	0000	1000	None	
TBLRD*+		Table Read with post-increment		0000	0000	0000	1001	None	
TBLRD*-		Table Read with post-decrement		0000	0000	0000	1010	None	
TBLRD+*		Table Read with pre-increment		0000	0000	0000	1011	None	
TBLWT*		Table Write	2 (5)	0000	0000	0000	1100	None	
TBLWT*+		Table Write with post-increment		0000	0000	0000	1101	None	
TBLWT*-		Table Write with post-decrement		0000	0000	0000	1110	None	
TBLWT+*		Table Write with pre-increment		0000	0000	0000	1111	None	

Nabor instrukcij

ADD	LW	ADD litera	al to W				
Synt	ax:	[label] A	[label] ADDLW k				
Ope	rands:	$0 \le k \le 255$					
Ope	ration:	$(W) + k \rightarrow$	W				
Statu	us Affected:	N, OV, C,	DC, Z				
Enco	oding:	0000	1111	kkkk	kkkk		
Des	cription:	8-bit litera	The contents of W are added to the 8-bit literal 'k' and the result is placed in W.				
Wor	ds:	1	1				
Cycl	es:	1	1				
QC	cycle Activity:						
	Q1	Q2	Q3	3	Q4		
	Decode	Read literal 'k'	Proce Data		rite to W		

Example: ADDLW 0x15

Before Instruction W = 0x10After Instruction

W = 0x25

ADD	WF	ADD W to	o f			
Synt	ax:	[label] Al	[label] ADDWF f [,d [,a]]	
Ope	rands:	$0 \le 1 \le 255$ $0 \in [0,1]$ $0 \in [0,1]$				
Ope	ration:	(W) + (f) -	→ dest			
Statu	us Affected:	N, OV, C,	DC, Z			
Enco	oding:	0010	01da	fff	f	ffff
Description:		Add W to result is si result is si (default). Bank will I	tored in tored ba If 'a' is 0 be seled	W. If ck in , the	'd' is regi Acc	s 1, the ster 'f' ess
Word	ds:	1				
Cycles:		1	1			
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	Read register 'f'	Proce Data			rite to tination

Example: ADDWF REG, 0, 0

Before Instruction

W = 0x17 REG = 0xC2

After Instruction

W = 0xD9 REG = 0xC2

ADDWFC ADD W and Carry bit to f

Syntax: [label] ADDWFC f [,d [,a]

Operands: $0 \le f \le 255$ $d \in [0,1]$

 $a \in [0,1]$

Operation: $(W) + (f) + (C) \rightarrow dest$

Status Affected: N,OV, C, DC, Z

Encoding: 0010 00da ffff ffff

Description: Add W, the Carry Flag and data

memory location 'f'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed in data memory location 'f'. If 'a' is 0, the Access Bank will be selected. If 'a' is 1, the BSR

will not be overridden.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination
	register i	Dala	destination

Example: ADDWFC REG, 0, 1

Before Instruction

Carry bit = 1 REG = 0x02 W = 0x4D

After Instruction

Carry bit = 0 REG = 0x02 W = 0x50

ANDLW AND literal with W

Syntax: [label] ANDLW k

Operands: $0 \le k \le 255$

Operation: (W) .AND. $k \rightarrow W$

Status Affected: N,Z

Encoding: 0000 1011 kkkk kkkk

Description: The contents of W are ANDed with the 8-bit literal 'k'. The result is

placed in W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: ANDLW 0x5F

Before Instruction

W = 0xA3

After Instruction

W = 0x03

ANDWF	AND W w	ith f		
Syntax:	[label] A	NDWF	f [,	d [,a]
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5		
Operation:	(W) .AND	$(f) \rightarrow de$	est	
Status Affected:	N,Z			
Encoding:	0001	01da	fff	f ffff
Words:	stored bac 'a' is 0, the	W. If 'd' is ck in regi e Access If 'a' is 1,	s 1, th ster 'f s Ban , the E	ne result is ' (default). If k will be 3SR will not
Cycles:	1			
Q Cycle Activity:	Q2	Q3		Q4
Decode	Read register 'f'	Proces Data		Write to destination
Example: Before Instru	ANDWF	REG, (0, 0	

W = 0x17REG = 0xC2

W = 0x02 REG = 0xC2

After Instruction

	вс		Branch if	Carry			
	Synta	ax:	[label] B	C n			
	Operands:		-128 ≤ n ≤	127			
	Oper	ation:	if carry bit (PC) + 2		PC		
	Statu	s Affected:	None				
	Enco	oding:	1110	0010	nnr	ın	nnnn
with s t is lt). If	Desc	ription:	If the Carry bit is '1', then the program will branch. The 2's complement number 'added to the PC. Since the Pchave incremented to fetch the instruction, the new address we PC+2+2n. This instruction is a two-cycle instruction.		er '2n' is e PC will the next s will be		
	Word	ds:	1				
	Cycle	es:	1(2)				
	Q C If Ju	ycle Activity: imp:					
to	_	Q1	Q2	Q3	3		Q4
tion		Decode	Read literal 'n'	Proce Data		Wri	te to PC
		No operation	No operation	No operat	ion	ор	No eration
	If No	o Jump:					
	_	Q1	Q2	Q3	3		Q4
		Decode	Read literal	Proce Data		ор	No eration

fΝ	o Jump:			
	Q1	Q2	Q3	Q4
	Decode	Read literal	Process	No
		'n'	Data	operation

Example:	HERE	BC	5
Before Instruc PC	=	address	(HERE)
After Instruction If Carry PC If Carry PC PC	on = = = =	0;	(HERE+12) (HERE+2)

BCF	Bit Clear	f		
Syntax:	[label] [BCF f,	b[,a]	
Operands:	$0 \le f \le 25$ $0 \le b \le 7$ $a \in [0,1]$	5		
Operation:	$0 \rightarrow f < b >$			
Status Affected:	None			
Encoding:	1001	bbba	ffff	ffff
Description:	Bit 'b' in r is 0, the r selected, If 'a' = 1, selected (default).	Access E overridir then the	Bank will b ng the BS bank will	oe R value. be
Words:	1			
Cycles:	1			
Q Cycle Activity:				

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write register 'f'

Example: BCF FLAG REG, 7, 0

Before Instruction FLAG_REG = 0xC7 After Instruction $FLAG_REG = 0x47$

BN	Branch if Negative

Syntax:	[<i>label</i>] BN n
Operands:	$-128 \leq n \leq 127$
Operation:	if negative bit is '1' (PC) + 2 + 2n \rightarrow PC

Status Affected: None

Encoding: 1110 0110 nnnn nnnn

Description: If the Negative bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity: If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n.	Data	operation

Example: HERE BN Jump

Before Instruction

PС address (HERE)

After Instruction

If Negative PC = 1;

address (Jump) = If Negative PC =

address (HERE+2)

BNC		Branch if	Not Carry		BNI	N	Branch if	Not Negativ	/e
Syntax:		[label] B	NC n		Syn	tax:	[label] B	NN n	
Operands:		-128 ≤ n ≤	127		Оре	Operands: $-128 \le n \le 127$			
Operation: if carry bit is '0' $(PC) + 2 + 2n \rightarrow PC$		Оре	Operation:		bit is '0' - 2n → PC				
Status Affect	Status Affected: None		Stat	us Affected:	None				
Encoding:		1110	0011 nn	nn nnnn	Enc	oding:	1110	0111 nn:	nn nnnn
Description	Description: If the Carry bit is '0', then the program will branch. The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then a two-cycle instruction.		Des	cription:	program w The 2's co added to t have incre instruction PC+2+2n.	he PC. Sincemented to fe	umber '2n' is e the PC will etch the next dress will be ction is then		
Words:		1			Wor	ds:	1		
Cycles:		1(2)			Сус	les:	1(2)		
Q Cycle Ad If Jump:	ctivity:	:				Cycle Activity ump:	:		
Q.	1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Deco	ode	Read literal 'n'	Process Data	Write to PC		Decode	Read literal 'n'	Process Data	Write to PC
No opera	-	No operation	No operation	No operation		No operation	No operation	No operation	No operation
If No Jump	o:				If N	lo Jump:			
Q:	1	Q2	Q3	Q4	•	Q1	Q2	Q3	Q4
Deco	ode	Read literal 'n'	Process Data	No operation		Decode	Read literal 'n'	Process Data	No operation
Example:		HERE	BNC Jump		<u>Exa</u>	mple:	HERE	BNN Jump	
	0	= ad tion = 0; = ad = 1;	dress (HERE dress (Jump) dress (HERE			Before Instruction PC After Instruction If Negation PC If Negation PC	= ad etion ve = 0; = ad ve = 1;	dress (HERE dress (Jump dress (HERE)

BNOV Branch if Not Overflow				v	
Syntax:	[label] B	NOV	n		
Operands:	-128 ≤ n ≤	127			
Operation:		if overflow bit is '0' (PC) + 2 + 2n \rightarrow PC			
Status Affected:	None				
Encoding:	1110	1110 0101 nnnn nnnn			
Words: Cycles: Q Cycle Activity	added to thave increinstruction PC+2+2n. a two-cycl	mplemented the PC. mented the ne This in	ent nui Since I to fet w add istruct	mber '2n' is the PC will ch the next Iress will be tion is then	
If Jump:	•				
Q1	Q2	Q3	3	Q4	
Decode	Read literal 'n'	Proce Data		Write to PC	
No operation	No operation	No operat	ion	No operation	
If No Jump:					

_	_	_	_
lo Jump:			
Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

<u>Example</u> :	HERE	BNOV	Jump
Before Instruc	ction		
PC	=	address	(HERE)
After Instructi	on		
If Overflov PC If Overflov	=	0; address 1:	(Jump)
PC	=	address	(HERE+2)

BNZ	Branch i	f Not Ze	ro	
Syntax:	[label] [3NZ n		
Operands:	-128 ≤ n :	≤ 127		
Operation:	if zero bit (PC) + 2		PC	
Status Affected:	None			
Encoding:	1110	0001	nnnn	nnnn
Description:	If the Zer gram will The 2's c added to have incr instructio PC+2+2r a two-cyc	branch. ompleme the PC. emented n, the ne	ent numb Since the I to fetch w addres	er '2n' is e PC will the next s will be
Words:	1			
Cycles:	1(2)			
00 1 4 11 11				

vvoids.	'
Cycles:	1(2)
Q Cycle Activity:	
If Jump:	

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'	Data	
No	No	No	No
operation	operation	operation	operation

f	Νo	Jump:	

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example:	HERE	BNZ	Jump
Before Instruc PC	tion =	address	(HERE)
After Instruction	n		
If Zero PC If Zero PC	= = = =	0; address 1; address	(Jump) (HERE+2)

BTFSC	Bit Test File	e, Skip if Cle	ear	BTF	SS	Bit Test Fi	le, Skip if Se	t
Syntax:	[label] BTF	SC f,b[,a]		Synt	ax:	[label] B	TFSS f,b[,a]	
Operands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$			Ope	rands:	$0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$		
Operation:	skip if (f)) = 0		Ope	ration:	skip if (f <b:< td=""><td>>) = 1</td><td></td></b:<>	>) = 1	
Status Affected:	None	,			us Affected:	None	,	
Encoding:		bbba ff	ff ffff	Enco	oding:	1010	bbba ffi	ff ffff
Description:	fetched durir	tion is skippe then the nearing the current discarded, a stead, makin tion. If 'a' is k will be sele SR value. If 'I be selected	ed. Instruction Instruction	Desc	cription:	next instru- If bit 'b' is 1 fetched du tion execut NOP is exe- a two-cycle Access Ba riding the E	register 'f' is 1 ction is skippe I, then the new ring the curre tion, is discard cuted instead e instruction. I nk will be selected (default).	ed. kt instruction th instruc- ded and a , making th f 'a' is 0, th ected, over a' = 1, ther
Words:	1	aoraan,		Word	ds:	1	(aciaan).	
Cycles:	1(2) Note: 3 cy by a	cles if skip a 2-word inst		Cycl	es:		cycles if skip a	
Q Cycle Activity:	•			QC	cycle Activity:	,		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read F register 'f'	Process Data	No operation		Decode	Read register 'f'	Process Data	No operation
If skip:	rogiotori		oporation	lf sk	(ip:	regioter	1	operation
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No	No	No	No		No	No	No	No
operation	operation	operation	operation		operation	operation	operation	operation
If skip and follow Q1	Q2	Q3	Q4	IT SK	and follow Q1	ed by 2-word Q2	instruction: Q3	Q4
No	No	No	No		No	No	I No	No
operation	operation	operation	operation		operation	operation	operation	operation
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
Example:	HERE BTI FALSE : TRUE :	FSC FLAG	, 1, 0	<u>Exar</u>	mple:	HERE B FALSE : TRUE :	TFSS FLAG	, 1, 0
Before Instru					Before Instru			
PC		ess (HERE)			PC		dress (HERE)	
After Instruct If FLAG< PC If FLAG<	1> = 0; = addre	ess (TRUE)			After Instruct If FLAG< PC	1> = 0; = add	dress (FALSE)	
If FLAG< PC	1> = 1;	ess (TRUE) ess (FALSE)			PC If FLAG< PC	1> = 1;	iress (FALSE) iress (TRUE)	

BTG Bit Toggle f Syntax: [label] BTG f,b[,a] Operands: $0 \le f \le 255$ $0 \le b \le 7$ $a \in [0,1]$ Operation: $(f < b >) \rightarrow f < b >$ Status Affected: None Encoding: bbba ffff ffff 0111 Description: Bit 'b' in data memory location 'f' is inverted. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: Cycles: Q Cycle Activity:

Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Q3

Q4

Example: BTG PORTC, 4, 0

Before Instruction:

PORTC = 0111 0101 [0x75]

After Instruction:

PORTC = 0110 0101 [0x65]

Syntax: [label] BOV n

Operands: $-128 \le n \le 127$

Operation: if overflow bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110 0100 nnnn nnnn

Description: If the Overflow bit is '1', then the

program will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then

a two-cycle instruction.

Words: 1

Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BOV Jump

Before Instruction

PC = address (HERE)

After Instruction

If Overflow = 1;

PC = address (Jump)

If Overflow = 0; PC = address (HERE+2) Syntax: [label] BZ n Operands: $-128 \le n \le 127$

Operation: if Zero bit is '1'

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1110

	1110	0000	nnnn	nnnn
--	------	------	------	------

Description: If the Zero bit is '1', then the pro-

gram will branch.

The 2's complement number '2n' is added to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n. This instruction is then

a two-cycle instruction.

Words: 1 Cycles: 1(2)

Q Cycle Activity:

If Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	Write to PC
	'n'	Data	
No	No	No	No
operation	operation	operation	operation

If No Jump:

Q1	Q2	Q3	Q4
Decode	Read literal	Process	No
	'n'	Data	operation

Example: HERE BZ Jump

Before Instruction

PC = address (HERE)

After Instruction

If Zero = 1

PC = address (Jump)

If Zero = 0;

PC = address (HERE+2)

CALL

Subroutine Call

Syntax: [label] CALL k [,s] Operands: $0 \le k \le 1048575$

s ∈ [0,1]

Operation: $(PC) + 4 \rightarrow TOS$,

 $k \rightarrow PC < 20:1>$

if s = 1(W) \rightarrow WS,

 $(STATUS) \rightarrow STATUSS$,

 $(BSR) \rightarrow BSRS$

Status Affected: None

Encoding:

1st word (k<7:0>) 2nd word(k<19:8>)

1 1 1	1110	110s	k ₇ kkk	kkkk _i
) 1111	k ₁₉ kkk	kkkk	kkkk

Description:

Subroutine call of entire 2 Mbyte memory range. First, return address (PC+ 4) is pushed onto the return stack. If 's' = 1, the W, STATUS and BSR registers are also pushed into their respective shadow registers, WS, STATUSS and BSRS. If 's' = 0, no update occurs (default). Then, the 20-bit value 'k' is loaded into PC<20:1>. CALL is a two-cycle instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
I	Decode		Push PC to	
I		'k'<7:0>,	stack	'k'<19:8>,
ı				Write to PC
I	No	No	No	No
ı	operation	operation	operation	operation

Example: HERE CALL THERE, 1

Before Instruction

PC = address (HERE)

After Instruction

PC = address (THERE) TOS = address (HERE + 4)

WS = W BSRS = BSR STATUSS= STATUS

CLRF Clear f Syntax: [label] CLRF f[,a] $0 \le f \le 255$ Operands: $a \in [0,1]$ $000h \rightarrow f$ Operation: $1 \rightarrow Z$ Status Affected: Ζ Encoding: ffff ffff 0110 101a Clears the contents of the specified Description: register. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default). Words: Cycles: Q Cycle Activity: Ω1 Ω2 03Ω4

Q I	۵۷	QU	QT
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: CLRF FLAG_REG,1


Before Instruction

FLAG_REG = 0x5A

After Instruction

FLAG_REG = 0x00

CLR	WDT	Clear Wa	tchdog	Timer	•			
Synta	ax:	[label] ([label] CLRWDT					
Oper	ands:	None						
Oper	ation:							
Statu	s Affected:	TO, PD	TO, PD					
Enco	ding:	0000	0000	000	0 01	00		
Desc	ription:	CLRWDT in Watchdog postscale TO and P	Timer. I	t also VDT.	resets			
Word	ls:	1						
Cycles:		1	1					
Q Cycle Activity:								
_	Q1	Q2	Q3		Q4			
	Decode	No	Proce	ss	No			



operation

Data

operation

CON	ИF	Complen	nent f			
Synt	ax:	[label]	COMF	f [,d [,a	a]	
Ope	rands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$				
Ope	ration:	$(\overline{f}) \rightarrow d$	est			
Stati	us Affected:	N, Z				
Enc	oding:	0001	11da	ffff	ffff	
	Description: The contents of register 'f' are concerned by the result is stored in W. If 'd' is 1, the result is stored back in register 'f' (default) 'a' is 0, the Access Bank will be selected, overriding the BSR value (f' a' = 1, then the bank will be selected as per the BSR value (default).			result is result is default). If will be SR value. ill be		
Wor	ds:	1				
Cycl	es:	1				
Q C	Cycle Activity:					
	Q1	Q2	Q	3	Q4	
	Decode	Read register 'f'	Proce Data		Write to estination	
Example:		COMF	REG,	0, 0		
	Before Instru REG After Instruct	= 0x13				
	REG W	= 0x13 = 0xEC				

CPFSEQ	Compare f with W, skip if f = W			
Syntax:	[label]	CPFSEC	Q f[,a]	
Operands:	$0 \le f \le a \in [0, 1]$			
Operation:	(f) – (W), skip if (f) = (W) (unsigned comparison)			
Status Affected:	None			
Encoding:	0110	001a	ffff	ffff
Description:	Compares the contents of data memory location 'f' to the contents of W by performing an unsigned subtraction. If 'f' = W, then the fetched instruction is discarded and a NOP is executed instead, making this a two-cycle instruction. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).			
Words:	1			
Cycles:	1(2) Note:	3 cycles if by a 2-wo		
O Cuala A ativitus				

Q Cycle Activity:

Q1	Q1 Q2		Q4	
Decode	Read	Process	No	
	register 'f'	Data	operation	

If skip:

Q1		Q2	Q3	Q4
	No	No	No	No
	operation	operation	operation	operation

If skip and followed by 2-word instruction:

Q1	Q2	Q3	Q4
No	No	No operation	No
	operation operation		operation
No operation	No operation	No operation	No operation

Example:	HERE NEQUAL EQUAL		EQ REG, O	ı
Before Instruc	tion			
PC Addres	s =	HERE		
W	=	?		
REG	=	?		
After Instruction	n			
If REG	=	W;		
PC	=	Address	(EQUAL)	
If REG	≠	W;		
PC	=	Address	(NEQUAL)	

CPFSGT	Compare	f with W, sk	tip if f > W	CPFSLT	•	Compare	f with W, sk	ip if f < W
Syntax:	[label] C	PFSGT f[,a]	Syntax:		[label] C	PFSLT f[,	a]
Operands:	$0 \le f \le 255$ a $\in [0,1]$,		Operand	ds:	$0 \le f \le 255$ a $\in [0,1]$	5	
Operation:	(f) – (W), skip if (f) > (unsigned	· (W) comparison)	Operatio	n:	(f) – (W), skip if (f) < (unsigned	: (W) comparison))
Status Affected:	None			Status A	ffected:	None		
Encoding:	0110	010a ff:	ff ffff	Encodin	g:	0110	000a ffi	ff ffff
Description:	memory loof the W bunsigned: If the content the content fetched ins a NOP is e this a two-0, the Acc selected, of it a' = 1, the selected a	its of WREG struction is di xecuted instruc cycle instruc ess Bank wil	he contents I an greater than I, then the Scarded and Head, making Hition. If 'a' is I be Head BSR value. Hition will be	Descript Words:	ion:	memory lo of W by pe subtraction If the content the content instruction is execute two-cycle Access Ba	the contents cation 'f' to the rforming an n. ents of 'f' are ats of W, ther is discarded d instead, m instruction. If ank will be se SR will not be	he contents unsigned less than the fetched and a NOP aking this a f 'a' is 0, the elected. If 'a
	(default).			Cycles:		1(2)		
Words:	1			•			cycles if skip	
Cycles: Q Cycle Activity:	by	cycles if skip a 2-word ins	and followed struction.	_	Activity: Q1	Q2	a 2-word ins	Q4
Q1	Q2	Q3	Q4	D	ecode	Read register 'f'	Process Data	No operation
Decode	Read	Process	No No	If skip:		register	Data	operation
	register 'f'	Data	operation	ii skip.	Q1	Q2	Q3	Q4
If skip:					No	No	No	No
Q1	Q2	Q3	Q4	ор	eration	operation	operation	operation
No	No operation	No operation	No operation	If skip a	nd follow	ed by 2-wor	d instruction:	
operation If skip and follow					Q1	Q2	Q3	Q4
Q1	Q2	Q3	Q4	on	No eration	No operation	No operation	No operation
No	No No	No.	No No	- Op	No	No	No	No
operation	operation	operation	operation	ор	eration	operation	operation	operation
No operation Example:	No operation HERE	No operation CPFSGT RE	No operation	Example	<u>2</u> :	HERE (1
	NGREATER	:		Bef	ore Instru	ıction		
	GREATER	:			PC	= Ad	dress (HERE)
Before Instru				A41-	W r Inotruo	= ?		
PC W	= Ad = ?	dress (HERE)	ATTE	r Instruc			
After Instruct					If REG PC	< W; = Ad	dress (LESS)
After Instruct					If REG	≥ W;		
IT REG	> W; = Ad	dress (GREA	TER)		PC	= Ad	dress (NLES	S)
If REG	≤ W;							
PC	= Ad	dress (NGRE.						

DAW	Decimal A	Decimal Adjust W Register				
Syntax:	[label] [[label] DAW				
Operands:	None					
Operation:	(W<3:0>) else	\Rightarrow >9] or [DC = + 6 \Rightarrow W<3:0>;	-			
	(W<7:4>) else	$0.000 > 9$ or [C = $0.000 + 6 \rightarrow W < 7.4$]				
Status Affected:	С					
Encoding:	0000	0000 000	00 0111			
Description:	W, resultir tion of two packed B0	sts the eight- ng from the e variables (e CD format) ar backed BCD	arlier addi- ach in nd produces			
Words:	1	1				
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	Read register W	Process Data	Write W			
Example1:	DAW					
Before Instru	uction					
W C DC	= 0xA5 = 0 = 0					
After Instruc	tion					
W C DC Example 2:	= 0x05 = 1 = 0					
Before Instru	uction					
W C DC	= 0xCE = 0 = 0					
After Instruc						
W C DC	= 0x34 = 1 = 0					

DECF	Decreme	Decrement f				
Syntax:	[label] [DECF f	[,d [,a]			
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	$(f) - 1 \rightarrow 0$	dest				
Status Affected:	C, DC, N,	OV, Z				
Encoding:	0000	01da	ffff	ffff		
Description:	Decremer result is st result is st (default). I Bank will I the BSR v bank will I BSR value	tored in tored ba If 'a' is 0 be selectalue. If be selec	W. If 'd' is ck in reg , the Acc sted, over 'a' = 1, th ted as pe	s 1, the ister 'f' ess riding nen the		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read register 'f'	Proce Data		Vrite to stination		
Example: Before Instru CNT Z After Instruct CNT Z	ction = 0x01 = 0	CNT,	1, 0			

DECFSZ	Decremen	nt f, skip if ()	DCF	SNZ	Decreme	nt f, skip if n	not 0
Syntax:	[label] [ECFSZ f[,d [,a]]	Synt	ax:	[label] [[label] DCFSNZ f[,d[,a]	
Operands:	$0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$			Орег	Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$		5	
Operation:	(f) $-1 \rightarrow 0$ skip if resu			Oper	ation:	(f) $-1 \rightarrow 0$ skip if resu	,	
Status Affected:	None			Statu	s Affected:	None		
Encoding:	0010	11da ff:	ff ffff	Enco	ding:	0100	11da fff	f ffff
Description:	remented. placed in N placed bad If the resu tion, which discarded, instead, m instruction Bank will t the BSR v	If 'd' is 0, th N. If 'd' is 1, ck in registe It is 0, the not is already 1, and a NOP atking it a tw. If 'a' is 0, the selected, alue. If 'a' = pe selected a	the result is r 'f' (default). ext instruc- fetched, is is executed ro-cycle he Access overriding 1, then the	Desc	ription:	remented. placed in N placed bar If the resu instruction fetched, is executed i cycle instr Access Ba overriding then the b	nts of registe If 'd' is 0, the W. If 'd' is 1, ck in register It is not 0, the discarded, a instead, mak instead, mak instead, mak instead be se the BSR val ank will be se SR value (de	the result is 'f' (default). e next ready and a NOP is ining it a two- is 0, the elected, ue. If 'a' = 1, elected as
Words:	1			Word	ds:	1		
Cycles:		ycles if skip a 2-word ins	and followed struction.	Cycle	es:		cycles if skip a 2-word ins	and followed struction.
Q Cycle Activity	:			QC	ycle Activity	:		
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write to destination		Decode	Read register 'f'	Process Data	Write to destination
If skip:	rogisto. I	Data	acountation	lf sk	ip:	rogisto. I	Data	documenton
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No	No	No	No		No	No	No	No
operation	operation	operation	operation	14 1	operation	operation	operation	operation
If skip and follov Q1	ved by 2-wor Q2	d instruction Q3	: Q4	IT SK	ip and follov Q1	ved by 2-wor Q2	d instruction: Q3	: Q4
No.	No	No No	No No	ı	No	No	No	No
operation	operation	operation	operation		operation	operation	operation	operation
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
Example:	HERE CONTINUE	DECFSZ GOTO	CNT, 1, 1 LOOP	<u>Exar</u>	nple:	ZERO	DCFSNZ TEM : :	MP, 1, 0
Before Instru PC		(HERE)			Before Instri TEMP	uction =	?	
After Instruc CNT If CNT PC If CNT PC	= CNT - 1 = 0; = Address ≠ 0;	S (CONTINUE S (HERE+2)	Ξ)		After Instruc TEMP If TEMP PC If TEMP PC	tion = = = = # =	TEMP - 1, 0; Address (2 0; Address (1	

GOTO **Unconditional Branch**

[label] GOTO k

Operands: $0 \le k \le 1048575$ Operation: $k \rightarrow PC < 20:1 >$

Status Affected:

Encoding:

Syntax:

1st word (k<7:0>) 2nd word(k<19:8>)

None							
1110	1111	k ₇ kkk	kkkk ₀				
1111	k ₁₉ kkk	kkkk	kkkk ₈				

Description: GOTO allows an unconditional

branch anywhere within entire 2 Mbyte memory range. The 20-bit value 'k' is loaded into PC<20:1>. GOTO is always a two-cycle

instruction.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Decode Read literal 'k'<7:0>,		Read literal 'k'<19:8>, Write to PC
No operation	No operation	No operation	No operation

Example: GOTO THERE

After Instruction

PC = Address (THERE)

INCF Increment f

Syntax: INCF f [,d [,a] [label]

Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$

Operation: (f) + 1 \rightarrow dest

Status Affected: C, DC, N, OV, Z

0010 Description: The contents of register 'f' are

incremented. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value

ffff

ffff

10da

(default).

Words: Cycles:

Q Cycle Activity:

Encoding:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: INCF CNT, 1, 0

Before Instruction

CNT 0xFF = = 0 = DC

After Instruction

CNT 0x00 = = 1 ĎC 1

INCFSZ	Incremen	t f, skip if 0		INF	SNZ	Incremen	t f, skip if n	ot 0
Syntax:	[label]	INCFSZ f[,d [,a]	Syn	ax:	[label]	INFSNZ f	[,d [,a]
Operands:	$0 \le f \le 255$	5		Ope	rands:	$0 \le f \le 255$	5	
	d ∈ [0,1]					d ∈ [0,1]		
0 "	a ∈ [0,1]					a ∈ [0,1]		
Operation:	(f) + 1 → c skip if resu			Ope	ration:	(f) + 1 → 0 skip if resi		
Status Affected:	None			Stat	us Affected:	None		
Encoding:	0011	11da ff:	ff ffff	Enc	oding:	0100	10da ff	ff ffff
Description:		nts of registe		Des	cription:		nts of regist	
		ed. If 'd' is 0, W. If 'd' is 1,						, the result is the result is
		vv. 11 a 15 1, ck in register						r 'f' (default).
		It is 0, the ne	٠ ,			If the resu	It is not 0, th	ne next
		n is already f					, which is al	
		, and a NOP i naking it a tw						and a NOP is king it a two-
		i. If 'a' is 0, th					uction. If 'a'	
		oe selected,						elected, over-
		alue. If 'a' = se selected a						If 'a' = 1, then ed as per the
		e (default).	.o por 1110			BSR value		ou do por ano
Words:	1			Wor	ds:	1		
Cycles:	1(2)			Cyc	es:	1(2)		
		ycles if skip a					, ,	and followed
O O o la A aki dik	,	a 2-word inst	ruction.	0.0			a 2-word in:	struction.
Q Cycle Activity Q1	: Q2	Q3	Q4	QC	Cycle Activity Q1	: Q2	Q3	Q4
Decode	Read	Process	Write to		Decode	Read	Process	Write to
	register 'f'	Data	destination			register 'f'	Data	destination
If skip:				If sl	кiр:			
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
If skip and follow		· ·		If o		ved by 2-wor		
Q1	Q2	Q3	Q4	11 31	Q1	Q2	Q3	 Q4
No	No	No	No		No	No	No	No
operation	operation	operation	operation		operation	operation	operation	operation
No operation	No operation	No operation	No operation		No operation	No operation	No operation	No operation
operation	operation	operation	operation		operation	operation	operation	operation
Example:	HERE NZERO ZERO		VT, 1, 0	<u>Exa</u>	mple:	HERE ZERO NZERO	INFSNZ RE	G, 1, 0
Before Instr					Before Instru	uction		
PC		S (HERE)			PC		S (HERE)	
After Instruc	tion = CNT+	1			After Instruc REG	tion = REG+	1	
If CNT PC	= 0;				If REG	≠ 0;		
If CNT	= Address ≠ 0;	,			PC If REG	= 0;	(NZERO)	
PC	= Address	(NZERO)			PC	= Address	S (ZERO)	

IORLW Inclusive OR literal with W

Syntax: [label] IORLW k

Operands: $0 \le k \le 255$

Operation: (W) .OR. $k \rightarrow W$

Status Affected: N, Z

Encoding: 0000 1001 kkkk kkkk

Description: The contents of W are OR'ed with

the eight-bit literal 'k'. The result is

placed in W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: IORLW 0x35

Before Instruction

W = 0x9A

After Instruction

W = 0xBF

IORWF Inclusive OR W with f

Syntax: [label] IORWF f [,d [,a]

Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$

Operation: (W) .OR. (f) \rightarrow dest

Status Affected: N. Z

Encoding: 0001 00da ffff ffff

Description: Inclusive OR W with register 'f'. If 'd'

is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the

BSR value (default).

Words: 1

Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write to
	register 'f'	Data	destination

Example: IORWF RESULT, 0, 1

Before Instruction

RESULT = 0x13W = 0x91

After Instruction

RESULT = 0x13 W = 0x93

LFSR Load FSR

Syntax: [label] LFSR f,k

Operands: $0 \le f \le 2$ $0 \le k \le 4095$

Operation: $k \rightarrow FSRf$

Status Affected: None

Encoding: $k_{11}kkk$ 1110 1110 00ff 1111 0000 k₇kkk kkkk

Description: The 12-bit literal 'k' is loaded into

the file select register pointed to

by 'f'.

Words: 2 Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k' MSB	Process Data	Write literal 'k' MSB to FSRfH
Decode	Read literal 'k' LSB	Process Data	Write literal 'k' to FSRfL

Example: LFSR 2, 0x3AB

After Instruction

FSR2H 0x03 FSR2L 0xAB MOVE Move f

Syntax: [label] MOVF f[,d[,a]

Operands: $0 \le f \le 255$ $d \in [0,1]$

 $a \in [0,1]$ Operation: $f \rightarrow dest$

Status Affected: N, Z

Encoding:

0101 Description: The contents of register 'f' are

moved to a destination dependent upon the status of 'd'. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is placed back in register 'f' (default). Location 'f' can be anywhere in the 256 byte bank. If 'a' is

ffff

ffff

00da

0, the Access Bank will be selected, overriding the BSR value.

If 'a' = 1, then the bank will be selected as per the BSR value

(default).

Words: Cycles:

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read register 'f'	Process Data	Write W

Example: MOVF REG, 0, 0

Before Instruction

REG 0x22 W 0xFF

After Instruction

REG 0x22 W 0x22

MO\	/FF	Move f to	f			
Synt	ax:	[label]	MOVFF	f _s ,f	4	
Ope	rands:	$0 \le f_s \le 40$ $0 \le f_d \le 40$)95			
Ope	ration:	$(f_s) \rightarrow f_d$				
Statu	us Affected:	None				
1st v	oding: vord (source) word (destin.)	1100	ffff ffff			fffff _s fffff _d
Desc	cription:					egister can be data location be any- n can be in). I for location be as the ort). not use FOSL as tion if to mods while abled.
Wor	ds:	2				
Cycl	es:	2 (3)				
QC	cycle Activity:					
	Q1	Q2	Q3			Q4
	Decode	Read register 'f' (src)	Proce Data		ор	No eration

			ioiiiialioii.	
Wor	ds:	2		
Cycl	es:	2 (3)		
QC	ycle Activity	:		
	Q1	Q2	Q3	Q4
	Decode	Read register 'f' (src)	Process Data	No operation
	Decode	No operation No dummy read	No operation	Write register 'f' (dest)
	mple:		REG1, REG2	
	Before Instru	uction		

= 0x33 = 0x11

= 0x33, = 0x33

REG1 REG2

After Instruction REG1 REG2

Syntax:	[label]	MOVLB	k		
Operands:	$0 \le k \le 25$	5			
Operation:	$k \to BSR$				
Status Affected:	None				
Encoding:	0000	0001	kkl	kk	kkl
Description:	The 8-bit I the Bank				
Words:	1				
Cycles:	1				
Q Cycle Activity	:				
Q1	Q2	Q3			Q4
Decode	Read literal 'k'	Proce: Data		liter	Vrite al 'k' BSR

BSR register = 0x02

After Instruction

BSR register = 0x05

MOVLW Move literal to W

Syntax: [label] MOVLW k

Operands: $0 \le k \le 255$

Encoding: 0000 1110

Description: The eight-bit literal 'k' is loaded

kkkk

kkkk

into W.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'	Process Data	Write to W

Example: MOVLW 0x5A

After Instruction

W = 0x5A

MOVWF Move W to f

Syntax: [label] MOVWF f [,a]

Operands: $0 \le f \le 255$ $a \in [0,1]$

Operation: $(W) \rightarrow f$

Status Affected: None

Encoding: 0110 111a ffff ffff

Description: Move data from W to register 'f'.

Location 'f' can be anywhere in the 256 byte bank. If 'a' is 0, the

Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the

BSR value (default).

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read	Process	Write
	register 'f'	Data	register 'f'

Example: MOVWF REG, 0

Before Instruction

W = 0x4FREG = 0xFF

After Instruction

W = 0x4F REG = 0x4F

MUL	LW	Multiply	l itoral w	ith W			
Synt	ax:	[label]	MULLW	k			
Ope	rands:	$0 \le k \le 25$	55				
Ope	ration:	(W) x k -	PRODE	H:PROD	L		
Statu	us Affected:	None					
Enco	oding:	0000	1101	kkkk	kkkk		
Desc	cription:	ried out b W and the 16-bit res PRODH:F PRODH o W is unch None of t affected. Note that carry is p	An unsigned multiplication is carried out between the contents of W and the 8-bit literal 'k'. The 16-bit result is placed in PRODH:PRODL register pair. PRODH contains the high byte. W is unchanged. None of the status flags are affected. Note that neither overflow nor carry is possible in this operation. A zero result is possible but				
Wor	ds:	1					
Cycl	es:	1					
QC	cycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proces Data	re P	Write egisters RODH: PRODL		
Exar	mple:	MULLW	0xC4				

Example:	MULLW	0xC4
Before Instruct	ion	
W PRODH PRODL	= = =	0xE2 ? ?
After Instructio W PRODH PRODL	n = = =	0xE2 0xAD 0x08

MULWF	Multiply \	W with	f			
Syntax:	[label]	MULWF	f [,a]			
Operands:	$0 \le f \le 258$ $a \in [0,1]$	$0 \le f \le 255$ a $\in [0,1]$				
Operation:	(W) x (f) -	→ PRO[)H:PRO	DL		
Status Affected:	None					
Encoding:	0000	001a	ffff	ffff		
Description:	ried out by W and the The 16-bit PRODH: PRODH of Both W at Mone of the affected. Note that carry is potion. A zero to detect Access Booverriding 'a' = 1, the	An unsigned multiplication is carried out between the contents of W and the register file location 'f'. The 16-bit result is stored in the PRODH:PRODL register pair. PRODH contains the high byte. Both W and 'f' are unchanged. None of the status flags are				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Proce Data	a i	Write registers PRODH: PRODL		
Example:	MULWF	REG, 1				
Before Instru	ıction					
W	= 0x	C4				

xample:	MULWF	REG,	1
Before Instruc	tion		
W REG PRODH PRODL After Instructio	= = = =	0xC4 0xB5 ?	
W REG PRODH PRODL	= = = =	0xC4 0xB5 0x8A 0x94	

Negate f NEGF Syntax: [label] NEGF f[,a] Operands: $0 \le f \le 255$ $a \in [0,1]$ $(\overline{f}) + 1 \rightarrow f$ Operation: Status Affected: N, OV, C, DC, Z Encoding: 0110 110a ffff ffff Description: Location 'f' is negated using two's complement. The result is placed in the data memory location 'f'. If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value. Words: Cycles: 1 Q Cycle Activity:

Example: NEGF REG, 1

Before Instruction

REG = 0011 1010 [0x3A]

Q2

Read

register 'f'

Q3

Process

Data

Q4

Write

register 'f'

After Instruction

Q1

Decode

REG = 1100 0110 [0xC6]

NOF	•	No Opera	ation			
Synt	ax:	[label]	NOP			
Ope	rands:	None				
Ope	ration:	No opera	tion			
Statu	us Affected:	None				
Enco	oding:	0000 1111	0000 xxxx	000 xxx	-	0000 xxxx
Des	cription:	No opera	tion.			
Wor	ds:	1				
Cycl	es:	1				
QC	cycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	No operation	No operat		ор	No eration

Example:

None.

POP	Рор Тор	Pop Top of Return Stack			
Syntax:	[label]	POP			
Operands:	None				
Operation:	$(TOS) \to$	bit buck	et		
Status Affected	: None				
Encoding:	0000	0000	0000	0110	
Description:	return sta TOS valu ous value return sta This instri enable the	The TOS value is pulled off the return stack and is discarded. The TOS value then becomes the previous value that was pushed onto the return stack. This instruction is provided to enable the user to properly manage the return stack to incorporate a software stack.			
Words:	1				
Cycles:	1				
Q Cycle Activit	:y:				
Q1	Q2	Q3	3	Q4	
Decode	No operation	POP T valu		No peration	
Example:	POP				

GOTO

Before Instruction

After Instruction

TOS PC

TOS Stack (1 level down)

NEW

0031A2h 014332h

014332h NEW

PUSH	Push Top	of Ret	urn S	tack	(
Syntax:	[label]	PUSH			
Operands:	None				
Operation:	$(PC+2) \rightarrow$	TOS			
Status Affected:	None				
Encoding:	0000	0000	000	0	01
Description:	The PC+2 the return value is put This instru a software and then patch.	stack. 7 ushed d ction al stack b	The production of the producti	evic on th o im difyi	ous 7 ne st plen ng T
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	PUSH PC+2 onto return stack	No opera		op	No erati
Example:	PUSH				
Before Instru TOS PC	ıction)0345 <i>i</i>)00124		
After Instruct PC TOS Stack (1	tion level down)	= (00126 00126 003457	3h	

RCALL Relative Call

Syntax: [label] RCALL n Operands: $-1024 \le n \le 1023$

Operation: (PC) + 2 \rightarrow TOS,

 $(PC) + 2 + 2n \rightarrow PC$

Status Affected: None

Encoding: 1101 1nnn nnnn nnnn

Description: Subroutine call with a jump up to 1K from the current location. First,

return address (PC+2) is pushed onto the stack. Then, add the 2's complement number '2n' to the PC. Since the PC will have incremented to fetch the next instruction, the new address will be PC+2+2n.

This instruction is a two-cycle

instruction.

Words: 1 Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read literal 'n'	Process Data	Write to PC
		Push PC to stack		
	No	No	No	No
l	operation	operation	operation	operation

Example: HERE RCALL Jump

Before Instruction

PC = Address (HERE)

After Instruction

PC = Address (Jump) TOS = Address (HERE+2) RESET Reset

Syntax: [label] RESET

Operands: None

Operation: Reset all registers and flags that

are affected by a MCLR Reset.

Status Affected: All

Encoding: 0000 0000 1111 1111

Description: This instruction provides a way to

execute a MCLR Reset in software.

Words: 1 Cycles: 1

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Start	No	No
	reset	operation	operation

Example: RESET

After Instruction

Registers = Reset Value Flags* = Reset Value

RETFIE	Return fr	om Inte	rrupt	
Syntax:	[label]	RETFIE	[s]	
Operands:	$s \in [0,1]$			
Operation:	$(TOS) \rightarrow$ $1 \rightarrow GIE/v$ if $s = 1$ $(WS) \rightarrow V$ (STATUS) $(BSRS) \rightarrow$ PCLATU,	GIEH or V, S) → ST → BSR,	ATUS,	,
Status Affected:	GIE/GIEF	l, PEIE/	GIEL.	
Encoding:	0000	0000	0001	000s
Description:	Return from popped a loaded intended to or low price enable bit the shade STATUSS into their W, STATU update of (default).	nd Top-ond Top	of-Stack (C. Interru g either the pal interru 1, the conters WS, BRS are leading re- BSR. If 's	TOS) is pts are ne high upt ntents of oaded gisters, ' = 0, no
Words:	1			
Cycles:	2			

Cycles.	
O Cycle	Activity:

Q1	Q2	Q3	Q4
Decode	No operation	No operation	pop PC from stack
			Set GIEH or GIEL
No	No	No	No
operation	operation	operation	operation

Example: RETFIE 1

After Interrupt

PC W TOS WS BSR **BSRS** STATUS = GIE/GIEH, PEIE/GIEL = STATUSS

Return Literal to W RETLW

Syntax:	[<i>label</i>] RETLW k
Operands:	$0 \le k \le 255$
Operation:	$k \to W,$ (TOS) \to PC, PCLATU, PCLATH are unchanged

Encoding:	0000	1100	kkkk	kkkk			
Description:	W is loaded with the eight-bit litera						
	'k'. The program counter is loaded						
	from the top of the stack (the return						

address). The high address latch (PCLATH) remains unchanged.

Words: Cycles: 2

Q Cycle Activity:

Q1	Q2	Q3	Q4
Decode	Read literal 'k'		pop PC from stack, Write to W
No operation	No operation	No operation	No operation

Example:

```
CALL TABLE ; W contains table
           ; offset value
           ; W now has
```

; table value

TABLE

ADDWF PCL ; W = offsetRETLW k0 ; Begin table

RETLW k1

RETLW kn ; End of table

Before Instruction

= 0x07

After Instruction

W = value of kn

RETURN Return from Subroutine [label] RETURN [s] Syntax: $s\in \left[0,1\right]$ Operands: Operation: $(TOS) \rightarrow PC$, if s = 1 $(WS) \rightarrow W$, $(STATUSS) \rightarrow STATUS,$ $(BSRS) \rightarrow BSR$, PCLATU, PCLATH are unchanged Status Affected: None Encoding: 0000 0000 0001 001s Description: Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter. If 's'= 1, the contents of the shadow registers WS, STATUSS and BSRS are loaded into their corresponding registers, W, STATUS and BSR. If 's' = 0, no update of these registers occurs (default). Words: Cycles: 2 Q Cycle Activity:

Q1	Q2	Q3	Q4	
Decode	No		pop PC from stack	
	operation	Data	Stack	
No	No	No	No	
operation	operation	operation	operation	

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f thro	ugh Car	ry		
Syntax:	[label]	RLCF	f [,d [,a]			
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5				
Operation:	$(f) \rightarrow (f<7>) \rightarrow (C) \rightarrow de$	C,	1>,			
Status Affected:	C, N, Z					
Encoding:	0011	01da	ffff	ffff		
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' = 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read	Process	e I \∧/ı	rito to		

~	yoro monthly.			
	Q1	Q2	Q3	
	Docodo	Pood	Process	Т

Write to Process register 'f' Data destination

REG, 0, 0


Example: RLCF Before Instruction

REG = 1110 0110

After Instruction

REG 1110 0110 1100 1100 С 1

RLNCF	Rotate L	Rotate Left f (no carry)							
Syntax:	[label]	RLNCF	f [,d [,	a]					
Operands:	$0 \le f \le 25$ $d \in [0,1]$ $a \in [0,1]$	5							
Operation:	$ \begin{array}{c} (f < n >) \rightarrow \\ (f < 7 >) \rightarrow \end{array} $		1>,						
Status Affected:	N, Z								
Encoding:	0100	01da	ffff	ffff					
Description:	rotated or the result the result 'f' (defaul Bank will the BSR bank will	The contents of register 'f' are rotated one bit to the left. If 'd' is 0, the result is placed in W. If 'd' is 1, the result is stored back in register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).							
Words:	1								
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Proces Data		rite to tination					
Example: RLNCF REG, 1, 0 Before Instruction REG = 1010 1011 After Instruction REG = 0101 0111									



1110 0110

= 0

0111 0011

REG

W

С

RRN	ICF	R	otate F	≀ig	ht f	(no	o car	ry)	
Synt	ax:	[label]	F	RN	CF	f [,	d [,a	ι]
Ope	rands:	d	$\leq f \leq 25$ $\in [0,1]$ $\in [0,1]$	55					
Ope	ration:		<n>) → <0>) →</n>				>,		
Statu	us Affected:	Ν	l, Z						
Enco	oding:		0100	Τ	00d	a	fff	f	ffff
Desc	cription:	rd th th 'f' B th b	The contents of register 'f' are rotated one bit to the right. If 'd' is 0 the result is placed in W. If 'd' is 1, the result is placed back in registe 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).						If 'd' is 0, 'd' is 1, register ccess riding nen the
Wor	de.	1	_						
Cycl		1							
-	cs. Cycle Activity:								
Q C	Q1		Q2			Q3			Q4
	Decode	ı	Read gister 'f'			oce: Data	SS		/rite to stination
<u>Exar</u>	<u>mple 1</u> :	R	RNCF	R	EG,	1,	0		
	Before Instru REG	=	n 1101	0:	111				
	After Instruc REG	tion =	1110	10	11				
Exar	mple 2:	R	RNCF	R	EG,	Ο,	0		
	Before Instru	ıctio	n						
	W REG	=	?	0.					
	After Instruc	_	1101	υ.	LII				
	พ REG	=	1110 1101		11				

SETF	Set f								
Syntax:	[label] S	[label]SETF f[,a]							
Operands:	$0 \le f \le 25$ $a \in [0,1]$	5							
Operation:	$FFh \to f$								
Status Affected:	None								
Encoding:	0110	100a	ffff	ffff					
ter are set to FFh. If 'a' is 0, the Access Bank will be selected, o riding the BSR value. If 'a' is 1, ti the bank will be selected as per BSR value (default). Words: 1									
Cycles:	1								
Q Cycle Activity:									
Q1	Q2	Q3	3	Q4					
Decode	Read register 'f'	Proce Data		Write register 'f'					
Example:	SETF	RE	3,1						
Before Instruction									

REG = 0x5A

After Instruction

REG = 0xFF

SLEEP	Enter SLEEP mode	SUBFWB	Subtract	f from W w	ith borrow
Syntax:	[label] SLEEP	Syntax:	[label]	SUBFWB	f [,d [,a]
Operands:	None	Operands:	$0 \le f \le 25$	55	
Operation:	$00h \rightarrow WDT$,		d ∈ [0,1]		
	0 → WDT postscaler,	0	a ∈ [0,1]	(□)	
	$ \begin{array}{l} 1 \to \overline{\text{TO}}, \\ 0 \to \overline{\text{PD}} \end{array} $	Operation:	. , . , . ,	$-(\overline{C}) \rightarrow des$	t
Status Affected:	TO, PD	Status Affected:	N, OV, C		
		Encoding:	0101		ff ffff
Encoding: Description:	The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its postscaler are cleared. The processor is put into SLEEP mode with the oscillator stopped.	Description:	(borrow) in method). stored in stored in 0, the Acc overriding	cess Bank wil the BSR va	complement result is the result is efault). If 'a' is I be selected, lue. If 'a' is 1,
Words:	1			oank will be s SR value (de	
Cycles:	1	Words:	1	on value (de	naun).
Q Cycle Activity:			1		
Q1	Q2 Q3 Q4	Cycles:			
Decode	No Process Go to operation Data sleep	Q Cycle Activity: Q1	Q2	Q3	Q4
	operation Data Sleep	Decode	Read	Process	Write to
Example:	SLEEP		register 'f'	Data	destination
Before Instru	ction	Example 1:	SUBFWB	REG, 1, 0)
<u>TO</u> = PD =	?	Before Instru	ıction		
After Instructi		REG	= 3		
<u>TO</u> =	1 †	W C	= 2 = 1		
	0	After Instruct			
† If WDT causes	wake-up, this bit is cleared.	REG W	= FF = 2		
		Ċ	= 0		
		Z N	= 0 = 1 ; re	sult is negativ	'e
		Example 2:	SUBFWB	REG, 0, 0)
		Before Instru			
		REG	= 2		
		W C	= 5 = 1		
		After Instruct			
		REG	= 2		
		W	= 3 = 1		
		C Z	= 0	oult in manifer	
		N Evenne 2		sult is positive	
		Example 3:	SUBFWB	REG, 1, 0	J
		Before Instru REG	iction = 1		
		W	= 2		
		C	= 0		
		After Instruct REG	ion = 0		
		W	= 2		
		C	= 1		
		Ž N		sult is zero	

SUBLW	Subtract W from literal	SUBWF	Subtract W from f			
Syntax:	[label] SUBLW k	Syntax:	[label]	SUBWF f[,d [,a]	
Operands:	$0 \le k \le 255$	Operands:	$0 \le f \le 25$	5		
Operation:	$k-(W)\to W$		d ∈ [0,1]			
Status Affected:	N, OV, C, DC, Z	Operation:	a ∈ [0,1]	doot		
Encoding:	0000 1000 kkkk kkkk	•	(f) – (W)			
Description:	W is subtracted from the eight-bit	Status Affected:	N, OV, C			
	literal 'k'. The result is placed	Encoding:	0101		ff ffff	
Words:	in W. 1	Description:		W from regi: ent method)		
			the result	is stored in	W. If 'd' is 1,	
Cycles:	. 1			is stored ba		
Q Cycle Activity Q1	r: Q2 Q3 Q4			fault). If 'a' is Bank will be s		
Decode	Read Process Write to W			g the BSR va		
	literal 'k' Data			ıe bank will l e BSR value		
Example 1:	SUBLW 0x02	Words:	1	e Dort value	(deladit).	
Before Instr	uction	Cycles:	1			
W	= 1	Q Cycle Activity:				
C After Instruc	= ?	Q Cycle Activity.	Q2	Q3	Q4	
W	= 1	Decode	Read	Process	Write to	
C Z	= 1 ; result is positive		register 'f'	Data	destination	
N	= 0 = 0	Example 1:	SUBWF	REG, 1, 0		
Example 2:	SUBLW 0x02	Before Instru				
Before Instr	uction	REG W	= 3 = 2			
W C	= 2 = ?	C	= ?			
After Instruc	•	After Instruc	tion = 1			
W	= 0	W	= 1			
C Z	= 1 ; result is zero	C Z	= 1 ; re = 0	sult is positive)	
N	= 1 = 0	N	= 0			
Example 3:	SUBLW 0x02	Example 2:	SUBWF	REG, 0, 0		
Before Instr	uction	Before Instru				
W C	= 3 = ?	REG W	= 2 = 2			
After Instruc		C	= ?			
W	= FF ; (2's complement)	After Instruc	tion = 2			
Ç	= 0 ; result is negative	W	= 0			
Ž N	= 0 = 1	C Z		sult is zero		
		N	= 1 = 0			
		Example 3:	SUBWF	REG, 1, 0		
		Before Instru	uction			
		REG W	= 1			
		VV C	= 2 = ?			
		After Instruc				
		REG W	= FFh ;(i	2's compleme	nt)	
		C Z N	= 0 ; re	sult is negativ	е	
		Z	= 0	-		

SUBWFB	Subtract \	W from f with	Borrow	SWAPF	Swap f		
Syntax:	[label] S	UBWFB f[,d	d [,a]	Syntax:	[label]	SWAPF f[,	d [,a]
Operands:		0 ≤ f ≤ 255			$0 \le f \le 25$	5	
	$d \in [0,1]$ $a \in [0,1]$			d ∈ [0,1] a ∈ [0,1]			
Operation:		$(f) - (W) - (\overline{C}) \rightarrow dest$		Operation:	, ,	→ dest<7:4>	
Status Affected:	N, OV, C, I	DC, Z				→ dest<3:0>	
Encoding:	0101	10da ffff	ffff	Status Affecte			1
Description:		and the carry		Encoding:	D011		eff ffff
	,	egister 'f' (2's c 'd' is 0, the res		Description:			nibbles of reg- l. If 'd' is 0, the
	in W. If ^í d' i	s 1, the result i	is stored				If 'd' is 1, the
		jister 'f' (default Bank will be s	,			laced in reg If 'a' is 0, the	
	overriding t	the BSR value	. If 'a' is 1,		Bank will	be selected,	, overriding
		ank will be sele alue (default).	cted as per			/alue. If 'a' is be selected	s 1, then the as per the
Words:	1	ilue (deladit).				e (default).	
Cycles:	1			Words:	1		
Q Cycle Activity:	:			Cycles:	1		
Q1	Q2	Q3	Q4	Q Cycle Acti	•		0.4
Decode	Read	Process Data	Write to destination	Q1 Decode	Q2 Read	Q3 Process	Q4 Write to
	register 'f'		uestination	Decode	register 'f'	Data	destination
Example 1: Before Instru	SUBWFB	REG, 1, 0					
REG	= 0x19	(0001 100	1)	Example:	SWAPF : nstruction	REG, 1, 0	
w C	= 0x0D = 1	(0000 110	1)	REG			
After Instruc	tion			After Ins			
REG w	= 0x0C = 0x0D	(0000 101		REG	= 0x35		
C Z	= 1	(0000 110	-,				
N	= 0	; result is pos	sitive				
Example 2:	SUBWFB	REG, 0, 0					
Before Instru REG	uction = 0x1B	(0001 101:	1.)				
W	= 0x1B	(0001 101					
C After Instruc	= 0 tion						
REG	= 0x1B	(0001 101	1)				
W C	= 0x00 = 1						
C Z N	= 1	; result is zer	0				
Example 3:	SUBWFB	REG, 1, 0					
Before Instru	uction						
REG W	= 0x03 = 0x0E	(0000 001:					
С	= 1	(0000 110.	1)				
After Instruc	tion = 0xF5	(1111 010	n 1				
		; [2's comp]	,				
W C	= 0x0E = 0	(0000 110	1)				
Z N	= 0 = 1	; result is neg	gative				
			-				

TBL	RD	Table Rea	d					
Synt	ax:	[label] TBLRD (*; *+; *-; +*)						
Оре	rands:	None						
Ope	ration:	if TBLRD *, (Prog Mem (TBLPTR)) → TABLAT; TBLPTR - No Change; if TBLRD *+, (Prog Mem (TBLPTR)) → TABLAT; (TBLPTR) +1 → TBLPTR; if TBLRD *-, (Prog Mem (TBLPTR)) → TABLAT; (TBLPTR) -1 → TBLPTR; if TBLRD +*, (TBLPTR) +1 → TBLPTR; (Prog Mem (TBLPTR)) → TABLAT;						
Statı	us Affected	:None						
Enco	oding:	0000	0	000	000	00	10nn nn=0 =1 =2 =3	n *+ *- +*
Wor	cription:	This instruction is used to read the cottents of Program Memory (P.M.). To address the program memory, a point called Table Pointer (TBLPTR) is use The TBLPTR (a 21-bit pointer) point to each byte in the program memory TBLPTR has a 2 Mbyte address rang TBLPTR[0] = 0: Least Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word TBLPTR[0] = 1: Most Significant Byte of Program Memory Word The TBLRD instruction can modify the value of TBLPTR as follows: • no change • post-increment • pre-increment				ter ed. s /. ge. t		
Cycles:		2						
Q Cycle Activity:								
	Q1	Q2		C)3		Q4	
	Decode	No operation		N opera		op	No peration	1
No No operation No No operation (Pead Program operation (Write T						on AT\		

	Memory Word				
The TBLRD instruction ca					
1					
2	2				
ty:					
Q2	Q3	Q4			
No operation	No operation	No operation			
No operation (Read Program Memory) No operation (Write TABLAT)					
	value of TBLP no change post-increm pre-increme 2 ty: Q2 No operation No operation (Read Program	value of TBLPTR as follo no change post-increment post-decrement represent 2 ty: Q2 Q3 No Operation No operation No operation (Read Program no change post-decrement Roll Post-decrement No operation No operation No operation No operation Operation			

TBLRD Table Read (cont'd) Example1: TBLRD *+ ; Before Instruction TABLAT TBLPTR = 0x55 = 0x00A356 MEMORY(0x00A356) = 0x34After Instruction TABLAT TBLPTR 0x34 0x00A357 Example2: TBLRD +* ; Before Instruction TABLAT TBLPTR 0xAA 0x01A357 MEMORY(0x01A357) = 0x12 MEMORY(0x01A358) = 0x34 After Instruction TABLAT TBLPTR 0x34 = 0x01A358

TBLWT	Table Wri	te				
Syntax:	[label]	TBLWT (*; *+; *-;	+*)		
Operands:	None					
Operation:	(TABLAT) TBLPTR - if TBLWT* (TABLAT) (TBLPTR) if TBLWT* (TABLAT) (TBLPTR) if TBLWT- (TBLPTR)	if TBLWT*, (TABLAT) → Holding Register; TBLPTR - No Change; if TBLWT*+, (TABLAT) → Holding Register; (TBLPTR) +1 → TBLPTR; if TBLWT*-, (TABLAT) → Holding Register; (TBLPTR) -1 → TBLPTR; if TBLWT+*, (TBLPTR) +1 → TBLPTR; (TBLPTR) +1 → TBLPTR; (TABLAT) → Holding Register;				
Status Affecte	ed: None					
Encoding:	0000	0000	0000	11nn nn=0 * =1 *+ =2 *- =3 +*		
Description:	=3 +*					
Words:	1					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3	C	14		
Decode	No	No	N			
No operation	operation No operation (Read TABLAT)	operation No operation	opera Nopera (Write to Register or	o ation Holding		

TBLWT	Table V	/rite	(Continued)
Example1:	TBLWT	*+;	
Before Instructi TABLAT TBLPTR HOLDING F (0x00A356)		= =	0x55 0x00A356 0xFF
After Instruction TABLAT TBLPTR HOLDING F (0x00A356)	,	=	
Example 2:	TBLWT	+*;	
Before Instructi TABLAT TBLPTR HOLDING F (0x01389A) HOLDING F (0x01389B) After Instruction TABLAT	REGISTER	= = rite c =	0x34
TBLPTR HOLDING F	REGISTER	=	0x01389B
(0x01389A) HOLDING F	REGISTER	=	0xFF
HOLDING F (0x01389B)	REGISTER	=	0x34

TSTFSZ	Test f, ski	Test f, skip if 0				
Syntax:	[label] T	[label] TSTFSZ f[,a]				
Operands:	$0 \le f \le 255$ $a \in [0,1]$	$0 \le f \le 255$ a $\in [0,1]$				
Operation:	skip if f = 0)				
Status Affected:	None					
Encoding:	0110	011a fff	f ffff			
Description:	If 'f' = 0, the next instruction, fetched during the current instruction execution, is discarded and a NOP is executed, making this a two cycle instruction. If 'a' is 0, the Access Bank will be selected, over riding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default).					
Words:	1					
Cycles:	1(2)					
,		ycles if skip a				
	-	a 2-word inst	ruction.			
Q Cycle Activity		02	04			
Q1 Decode	Q2 Read	Q3 Process	Q4 No			
200040	register 'f'	Data	operation			
If skip:						
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
If skip and follow	•		operation			
Q1	Q2	Q3	Q4			
No	No	No	No			
operation	operation	operation	operation			
No operation	No operation	No operation	No operation			
Example: HERE TSTFSZ CNT, 1 NZERO : ZERO :						
Before Instruction PC = Address (HERE) After Instruction If CNT = 0x00, PC = Address (ZERO)						
If CNT ≠ 0x00, PC = Address (NZERO)						

XORLW		e OR litera	ı wit	n w		
Syntax:	[label]	KORLW k				
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	(W) .XOF	(W) .XOR. $k \rightarrow W$				
Status Affected:	N, Z					
Encoding:	0000	1010 k	kkk	kkkk		
Description:		ents of W a				
	with the 8 is placed	3-bit literal 'l	k'. Th	ie resul		
Words:	1s placeu	III VV.				
Cycles:	1					
Q Cycle Activity:	'					
Q1	Q2	Q3		Q4		
Decode	Read	Process	W	rite to W		
	literal 'k'	Data				
Before Instru W After Instruct W	ection = 0xB5	0xAF				
W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				
Before Instru W After Instruct	iction = 0xB5 ion	JXAF				

XORWF Exclusive OR W with f Syntax: [label] XORWF f[,d[,a] Operands: $0 \le f \le 255$ $d \in [0,1]$ $a \in [0,1]$ Operation: (W) .XOR. (f) \rightarrow dest Status Affected: N, Z Encoding: ffff 0001 10da ffff Description: Exclusive OR the contents of W with register 'f'. If 'd' is 0, the result is stored in W. If 'd' is 1, the result is stored back in the register 'f' (default). If 'a' is 0, the Access Bank will be selected, overriding the BSR value. If 'a' is 1, then the bank will be selected as per the BSR value (default). Words: 1 Cycles: Q Cycle Activity: Q2 Q4 Q1 Q3 Decode Read Process Write to register 'f' Data destination

Example: XORWF REG, 1, 0

Before Instruction

REG = 0xAF

W = 0xB5

After Instruction

REG = 0x1A W = 0xB5